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ABSTRACT
Cui, Yanzhe Ph.D., Purdue University, December 2017. ReFrESH: An Infrastructure
to Build Self-Aware Robotic Systems.
Major Professor: Richard M. Voyles and
Shreyas Sundaram.
The programming of most robotic tasks is conceptually simple, but error recovery
and the handling of unexpected events add enormous complexity to the programming
burden. Furthermore, software is procedural, so the handling of unforeseen scenarios by the programmer is just not possible in most programs. The objective of this
dissertation is to describe an infrastructure that guides systems engineers to conveniently program self-aware systems, reducing the workload necessary to program
robotic tasks.
In this dissertation, we present an infrastructure to enable self-awareness. The
primary contributions of the work are four fold. First, an architecture with a programming framework is proposed as the programming middleware. It guarantees ﬁnegrained real-time controllability of a system by enabling self-reﬂection, self-prediction,
and self-adaptation. Second, a new peripheral interconnection bus is designed to support static adaptation. Third, we propose mechanisms in ﬁeld programmable gate
arrays to support both hardware dynamic partial reconﬁguration and software migration. For the ﬁrst time, we unify the self-adaptation of hardware and software in
a single framework. Fourth, we implement brute-force based self-synthesis method to
generate novel solutions and lay the groundwork research for an ontological semanticsbased approach.
The architecture explores a reﬂective view of self-aware systems where the services,
software and hardware modules execute in a kernel, and run-time task management is
designed and implemented within the same programming paradigm: extended port-

xvi
based objects. Extended port-based objects build the basis of a programming model
to provide speciﬁc, yet ﬂexible, guidelines to system engineers for creating and integrating functionality; and it forms the foundation of a self-aware model to provide
speciﬁc methods for monitoring the running task conﬁguration and estimating the
novel but non-running task solutions.
The new peripheral interconnects bus and internal modules interconnection mechanism extend the dimension of adaptation from static to dynamic, and extend the
dimension of control of modules from software functionalities to hardware functionalities. All of these are embodied in the proposed infrastructure. They are general and
reusable; thus, all details are hidden from engineers. Engineers only need to focus on
programming functional parts and ignore details of how and why.
Port-based automata of extended port-based objects provide a convenient approach to synthesize novel solutions. First, we implement brute-force based selfsynthesis approach. To overcome the drawback of the brute-force method, we design
an ontological framework and lay the groundwork research for eﬃcient ontology-based
self-synthesis.

1

1. INTRODUCTION
Robotic systems are becoming increasingly prevalent in society, from industrial manufacturing to self-driving vehicles, health-care, monitoring and remote sensing infrastructure, and in tasks that are dangerous, or even impossible, for humans to execute,
such as urban search and rescue (USAR) and waste management (WM) [1, 2]. However, studies on robotic systems have shown a noticeable lack of reliability in real
world conditions [3–5]. As stated in [6], even the most carefully designed and tested
robotic systems may behave abnormally under faults and uncertainty.
To illustrate the diﬃculty, the Opportunity Mars rover became lodged in a sand
dune in late April, 2005, with two of the wheels buried in the sand [7]. It was making minimal progress and burying itself even deeper. In an eﬀort to free the rover,
engineers from NASA ﬁrst gathered information from Opportunity and analyzed the
situation back on Earth. Then, based on engineers’ diagnoses, NASA engineers synthesized multiple solutions and ran these solutions in both virtual simulation and
physical experiment on a duplicated Opportunity on the earth. After performing
Earth-based experiments to derive the next step, engineers would upload a new solution program to Opportunity to test its eﬀectiveness on the actual rover, in the actual
environment. Engineers had to repeat the process over and over, testing each round
of synthesized solutions, while each transmission took over 20 minutes. Fortunately,
after six weeks, NASA freed Opportunity successfully. However, remote solutions
such as these might not always work as engineers need to simulate the environment
and certain elements may not be accurate. In fact, the Mars rover Spirit also got
stuck in the sand some four years later, in May, 2009 [8]. After six months eﬀort to
free Spirit, NASA announced that this rover could not be freed, relegating it to a
stationary scientiﬁc platform.

2
It is beneﬁcial to use robotics to execute tasks in environments that humans cannot access, such as the distant planet of Mars or a dangerous collapsed structure after
a hurricane. However, if unforeseen faults happen, it causes a problem since the engineers cannot physically show up and resolve defects, and robotics cannot help themselves. Engineers have to ﬁnd approaches to have engineer-reﬂection (monitoring and analyzing system), engineer-prediction (predicting outcome), engineersynthesis (creating novel solutions), and engineer-adaptation (enabling system
reconﬁguration). All engineer-∗ are reactive strategies based on engineers’ actions.
Thus, we categorize this kind of system as engineer-aware.
Yet, as exempliﬁed in the Mars examples, when it is beneﬁcial to have robots
do the physical work of humans, it can often be beneﬁcial to have robots exhibit
the awareness of humans. Like the engineers, they must have self-reﬂection, selfprediction, self-synthesis, and self-adaptation in order to solve seemingly intractable problems. These four capabilities form the basis of what I call a self-aware
system and my work endeavors make this type of system easier to build and program. I believe a system that is able to generate proactive strategies in light of novel
situations, in some small way, possesses the “art of creativity.”
Self-aware computational models are distinguished from existing computational
models, as existing computational models require engineers to specify a procedure
of how a task can be done including response to any faults, and the processor follows this process irrespective of unexpected environmental conditions. Thus, deﬁning a self-aware computational model is critical for engineers to build systems with
self-awareness. IBM, as a pioneer in self-aware computation, proposed a conceptual
model, named MAPE-K (Monitoring, Act, Plan, Execute and Knowledge) in 2005 [9].
As shown in Fig. 1.1, MAPE-K closes the loop from ﬁnding faults to mitigating faults.
MAPE-K provides a conceptual model for the conception of self-aware systems,
yet engineers cannot directly utilize this model for the implementation of self-aware
systems. However, engineers cannot directly utilize this conceptual model to program self-aware systems easily. In the diﬃcult task of transforming development
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Fig. 1.1. IBM automatic computing initiative on building self-aware systems [10].

from engineer-aware to self-aware, engineers can greatly beneﬁt from programming tools that directly support such systems. This support can be achieved by an
architecture along with methods to enable self-reﬂection, self-prediction, selfadaptation, and self-synthesis. In the following sections, we list several criteria
and requirements for easily building self-aware systems.
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1.1

The Need for an Architecture and Programming Framework
Programming robotic tasks are highly complex. Much of this complexity is driven

by a demanding mission environment and a need for assuring satisfactory behavior of
the sensors and actuators. Traditionally, to guarantee assurance, engineers adopted
formal design and programming methods in the design phase as well as performed
veriﬁcation and validation (V&V) in the testing phase [11]. Engineers also responded
to abnormalities in somewhat limited forms through programming language features,
such as exceptions and control ﬂows. However, these mechanisms are often highly
speciﬁc to the application and tightly bound to the code. Therefore, the technique of
programming robotic tasks may not scale well at such a low-level abstraction.
Instead of low-level abstraction, the software architecture can fulﬁll the requirement for a higher level of abstraction to describe and enact self-awareness which is
not unique to a particular application and code. The formalization of an architecture
enables the reuse of previous successful design and eases maintenance by constricting
changes such that the overall design retains coherence.
The beneﬁts of an architecture are to provide clear guidance to architect a selfaware system. However, for engineers, how to easily program tasks is still an open
question. The architecture itself can only ease the thinking burden but cannot mitigate the programming burden. As an analogy, consider the construction of a building:
designers design a structure of the building, and engineers and workers add one brick
at a time to ﬂesh out the building within the designed structure. Thus, besides an
architecture, a programming framework is also required as the basis to guide programmers to implement modules and connect modules to construct a system under
the architecture.
We take as our starting point a four-layer architecture as an abstraction to construct self-aware systems. Also, we design a self-aware programming framework,
which deﬁnes a programming basis to implement self-awareness in both module level
and task level. The focus of this architecture and programming framework is not
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a general algorithmic form of high-level autonomy, but rather a programming middleware to make the integration of various algorithms for autonomy and response
to unanticipated situations easier for control-based systems and, therefore, extend
autonomous capabilities into the realm of creative synthesis of novel solutions to
unforeseen problems.

1.2

Static Reconﬁgurability vs. Dynamic Reconﬁgurability
The target of this research is to design an infrastructure to help engineers build

self-aware robotics and IoT systems quickly. These systems are the integration of
application-speciﬁc sensors, actuators and intelligence, which will be assembled from
a backbone that includes a ﬂexible I/O bus, self-aware computing, and real-time
controllability.
A ﬂexible I/O bus is the mechanism by which the CPU communicates with internal modules and external peripherals. Bus evolved to provide a compact and deterministic communication mechanism that simpliﬁes and modularizes design through
standardization. The use of a bus increases system versatility by allowing peripherals
to be added or removed quickly, but oﬄine and prior to operation. Thus, a ﬂexible
I/O bus achieves static reconﬁgurability. In this research, we propose a new peripheral interconnection bus paradigm, which provides static reconﬁgurability to systems
and provides design guidance to engineers. Also, along with this bus, we provide a
conﬁguration tool to help engineers easily re-conﬁgure systems when peripherals are
added, removed, or replaced.
Self-aware computing allows systems to evolve by changing conﬁguration, such
as adding, removing, and replacing functional modules dynamically. In other words,
without engineers intervening, systems can adapt themselves dynamically. We refer
this capability as dynamic reconﬁgurability. In this research, we propose a mechanism
for dynamic partial reconﬁguration regarding internal hardware modules. Also, we
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propose a mechanism for dynamic code migration regarding internal software modules.
All static reconﬁgurability and dynamic reconﬁgurability are encapsulated in one
infrastructure. This infrastructure guarantees real-time controllability of systems.

1.3

The Need for Hardware and Software Co-Design
Hardware and software co-design is important in complex systems such as robotics

and IoT, because it enables hardware and software to evolve in synergy. Hardware
computational functionality has advantages in the application, such as high executing speed, low power consumption, and its parallel processing characteristics; While
software functionality has beneﬁts in term of easy to program, real-time control ﬂexibility.
In this research, the proposed architecture controls both hardware computational
functionality (hardware module) and software functionality (software module). For
the ﬁrst time, this infrastructure integrates dynamic reconﬁguration of both hardware
and software features in the real-time realm.

1.4

The Challenge of Creativity in Engineered Systems
Self-synthesis is one of the important aspects of self-awareness. The architecture

provides a structure about self-awareness; programming framework provides a tool to
design modules with providing evidence of system performance; engineer-adaptation
and self-adaptation provide approaches to adapt a system to cope with faults; while
self-synthesizing novel solutions are the prior process for mitigating failures.
Traditional architectures procedurally encode adaptation policies. However, a
self-aware system is required to think for itself. In other words, the system should
generate novel solutions based on task goals and its faced situations. When the
system is simple, and the number of related modules is small, a brute-force search
method is usefully and is easy to implement. However, when a system is complex,
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and the number of modules is huge, enumerating all conﬁgurations through brute
force is unrealistic. Therefore, a new eﬃcient approach to construct novel solutions
is necessary.
In this dissertation, based on the module programming framework, for a simple
system, we explore the brute force as the base line; then, we explore the ontological semantics approach to improve synthesizing eﬃciency. To do this, we design the
robot-related ontology and task-related ontology, and expand ontology that information can be dynamically added to support the run-time inference.

1.5

Thesis Objectives
Based on the analysis of self-aware system needs, there are following four goals

which drive the work described in this thesis.

1.5.1

Decreasing Programming Burden

Decreasing programming burden implies making programming easier for the human designer and, thus, reducing the total lines of code that the designer/programmer
must generate. A strong architecture that abstracts away the details of complex functionality, such as diagnosis and response to faults, is necessary to turn such coding
burden to easier implementation. Such abstractions hide unnecessary details from the
system designer, such as scheduling, timing, invocation, etc, freeing designers to focus on the complex interactions and high-level behavior, rather than low-level details.
This also allows for greater programming granularity among designers with diﬀerent
levels of expertise and system knowledge. My ReFrESH framework empowers designers with diﬀerent expertise to focus on the important aspects of module behavior of
self-awareness without getting bogged down in implementation of self-awareness.
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1.5.2

Enabling Self-Awareness

As noted above, we deﬁne self-awareness consists of (1) self-reﬂection, (2) selfprediction, (3) self-adaptation, and (4) self-synthesis. Examples were provided above,
but I provide deﬁnitions of these elements below.

Self-Reﬂection
Granting a system self-reﬂection implies the provision of a monitoring capacity
with fault identiﬁcation by gathering information from modules and task criteria.
Turning such autonomy to the architecture indicates that the system can gather
information and identify the fault type. It is preferable to have an architecture that
provides self-reﬂection services in both module level and task level.

Self-Prediction
Granting a system self-prediction implies the provision of a capacity of predicting
task performance based on partial information or simulated values. Turning such
prediction to the problem indicates that the system must make its own choices about
the best changes to apply to adaptation based on requirements. The requirements
are declarative and any architecture that supports self-prediction should not preclude
commonly available methods or paradigms.

Self-Adaptation
Granting a system self-adaptation implies the provision of modifying task solution
capacity. Changing a running system is a delicate task. While adaptation at the
architectural level hides some of the diﬃculties, there remain complicated restrictions
on how to perform an adaptation.
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Self-Synthesis
The synthesis of viable solutions is a complex process that involves the generation
of many possibilities and the pruning of those that are unlikely to yield successful
results.

1.5.3

Providing Impetus for Next-Generation Software/Hardware CoDesign

Robotics and IoT systems steer and control physical processes by interacting with
their environment and communicating with other systems; these systems are the
combination and coordination of sensing, computation, as well as control. Driven by
the technological advances predicted by Gordon Moore, hardware/software co-design
techniques have become a must for a successful electronic system design today.

1.5.4

Declarative Autonomy in Self-Synthesizing Novel Solutions

System autonomy implies the provision of a decision-making capacity with minimal relation to a human supervisor. Turning such autonomy to the problem of synthesizing novel solutions indicates that the system must make its own choices about
the best changes to apply for adaptation, and the space of such choices is diminished
the more the user sets out particular solutions. Hence, it is preferable to have the engineer prescribe the minimum in relation to speciﬁc solutions, and concentrate on the
requirements which a solution will uphold. Adapting to a change in the requirements
is also eased by their explicit declaration.

1.6

Contributions
First, we developed a four-layer architecture, termed ReFrESH (Reconﬁgurable

Fr amework for distributed E mbedded systems for S oftware and H ardware). While
ReFrESH appears to be a conventional layered architecture, it diﬀers in that it pro-
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vides diagnosable and maintainable infrastructure support, built into a real-time operating system (RTOS), to manage system requirements across each robot boundary
in the presence of uncertainties. In other words, ReFrESH explores a reﬂective view of
self-adaptive systems where the services, software and hardware components executing in a kernel; runtime component management and dynamic reconﬁguration within
a robotic team are designed and implemented with the same paradigm: the extended
port-based objects (E-PBOs). E-PBO extends the PBO model to include speciﬁc
mechanisms for self-evaluation of the performance of execution units “in-vivo”; it
also extends the PBO model to include speciﬁc mechanisms for estimation of the
expected performance of execution units before execution “in-vitro”. Thus, E-PBO
builds the basis of a programming model to provide speciﬁc, yet ﬂexible, guidelines to
robotics application engineers for creating, integrating and monitoring components.
Second, for the ﬁrst time, hardware and software functionalities are integrated
within one architecture. It combines the advantages of both software and hardware
module implementation, such as high speed, low power consumption in hardware
module design and real-time constraint in software module design.
Third, the Morphing Bus was presented as a new paradigm that ﬁlls the parallel,
non-time-multiplexed interconnect niche. Furthermore, the Morphing Bus eliminates
the notion of an intermediate data format and thereby obviates the need for bus interface circuitry. Instead of a common data format to which all sensors and actuators
are translated, the Morphing Bus transforms or “morphs” its signal lines to meet
the needs of the connected sensors or actuators. For digital sensors and actuators,
this morphing is achieved through a Field-Programmable Gate Array on the processor side of the bus. The Morphing Bus enables static reconﬁguration on a physical
peripheral. Moreover, the Morphing Crossbar was proposed as the dynamic partial
reconﬁguration mechanism of hardware functionality.
Finally, we design the ontological semantics framework to synthesize novel conﬁgurations. We give an overview of the overall ontological system for robotics and
clarify the meaning of important concepts. We describe how we represent and main-

11
tain robotic knowledge (cognition and terminology) in the form of ontology knowledge
base in Web Ontology Language OWL software, which lay the ground research for
future ontology based self-synthesis approach.
Much of the work has been presented in various publications including [12–19],
but the constraints of publication are such that this thesis should be regarded as
the deﬁnitive exposition. The ﬁrst of these [14, 15, 19] outlines ReFrESH and the
paper [18] present E-PBO. [17] describes the Morphing Bus which is related to peripherals reconﬁguration and [13] introduces Morphing Crossbar which is related to
hardware accelerator partial dynamic reconﬁguration. [16] describes the implementation of planning using the brute force method to generate new solutions and the
incorporation of structural and non-functional information in the assembly process.
Each of these papers constitutes a joint work, describing one or more aspects of the
work in this thesis, in addition to related topics.

1.7

Thesis Outline
In the next chapter, we provide some background on software architecture and

review the existing approaches for self-aware systems, evaluating each against our
requirements.
In Chapter 3, the overall infrastructure design to decrease programming burden
is proposed. First, the four-layer architecture design of ReFrESH for building selfaware systems is described and we demonstrate the design philosophy of each layer.
Additionally, this chapter proposes the programming framework of ReFrESH, named
E-PBO, to provide a programming model or guidance for engineers. Finally, we
provide a case study to analyze the programming eﬃciency through using ReFrESH.
In Chapter 4, we propose a novel sensors and actuators interconnection bus, Morphing Bus, as the backbone of static reconﬁguration. First, we explore the new bus
paradigm and the possibility of static reconﬁguration of Morphing Bus. Then, we
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demonstrate details of design and implementation of it. Finally, we analyze characteristics of Morphing Bus.
Chapter 5 explores the dynamic reconﬁguration and software/hardware co-design
in ReFrESH. First, it proposes the Morphing Crossbar, an internal routing and rerouting mechanism of hardware accelerator modules to support partial dynamic reconﬁguration. Then, it demonstrates a software module migration approach to support
real-time module download and instantiation. Finally, through a case study, we analyze the eﬃciency of Morphing Crossbar compared to other popular partial dynamic
reconﬁguration methods.
Chapter 6 explores self-synthesizing task solutions in ReFrESH, corresponding to
self-prediction in self-aware systems. First, we propose a brute-force methods by
matching input and output ports among candidate modules. Then, we demonstrate
an ontological semantics-based method by designing robot-related ontology to generate novel solutions.
Finally, Chapter 7 discusses the contribution of this work and future work, both
short term and long term.
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2. A REVIEW OF RELATED RESEARCH
Building systems with self-awareness capability is a signiﬁcant engineering challenge
regarding cost-eﬀectiveness and predictability. New theories are needed to accommodate, in a systematic design manner, traditional top-down approaches and bottom-up
approaches [20]. Therefore, in this section, we ﬁrst start with the contributing disciplines that can be adopted in the design of self-aware architecture. Then, related
research to design an infrastructure are reviewed.

2.1

Control Theory
“With the proliferation of self-adaptive software systems, it is imperative to develop

theories, methods and tools around feedback loops”. [20]
Feedback loops provide the generic mechanism for self-adaptation. A breakthrough utilizing feedback loops explicitly came with the autonomic computing initiative on engineering self-managing computing systems in IBM [10]. One of the
main ﬁndings of this research is to leverage MAPE-K (monitor-analyze-plan-execute
over a knowledge base) feedback loops, as depicted in Fig. 1.1, identifying functional
components and interfaces for decomposing and managing the feedback loop. Nevertheless, the MAPE-K model does not prescribe what knowledge is to be captured
or what aspect of the system is to be controlled, which open the opportunities to the
self-adaptive systems research community.
Start with MAPE-K model; control theory is capturing an increasing interest from
the software engineering community that looks at self-adaptation as a means to meet
quality of service (QoS) requirements despite environmental changes and ﬂuctuations
of external phenomena [21–25]. Currently, applying feedback loops explicitly to selfaware systems is still a challenge. It is often more complicated than the case of
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traditional control systems [26, 27], aligning eﬀorts with the fundamental concept of
feedback loops, which has been somewhat ignored in software engineering, will bring
our community closer to the goal of self-adaptation capability in a system [20].

2.1.1

Architectures to Support Self-Awareness

Architecture could be seen as a set of cooperating and reusable software which
provides design and structure at diﬀerent abstraction levels for a particular domain
of software. The design of a software architecture guarantees the mechanisms of
interaction between the objects residing at diﬀerent layers.
There has been signiﬁcant research in the area of self-adaptation architecture
design. Multiple outstanding architectures which inspired our research are described
in this section.
Rainbow [22, 28, 29] provides an extensible framework for sensors and actuators
at the interface between the control infrastructure and the target systems. It focuses on achieving self-adaptation by changing component instances and bindings
and also aﬀecting behavior by changing operational parameters. Rainbow includes a
set of predeﬁned strategies to execute adaptation, so it does not account explicitly for
automated construction of strategies that control the components. Therefore, engineers have to specify the adaptation strategies by themselves which not only needs a
sound base of knowledge about reconﬁguration but also increases diﬃculties in using
Rainbow as a tool.
To address a key architectural concern of dealing with the complexity of runtime
construction of adaptation strategies, a conceptual model of three-layered architecture
was proposed in [30]. To point out, this conceptual architecture was inspired and
interpreted from the three-level robotic architectural model which consists of reactive
feedback control, Sequencing: reactive plan execution and Deliberation: planning
[31]. Three-layered architecture assumes an interface on which it can take action
on the current system conﬁguration by adding or removing components, binding or
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unbinding components through their required and provided ports. Various instances
of this architectural model have been implemented [5, 32–35]. Architecture in [5]
was built on three-layered architecture. It applies three distinct, specialized metalevel components for the three fundamental activities of a robotic system: sensing,
computation, and control. Meanwhile, it allows meta-level components to themselves
be monitored, managed and adapted by other (higher layer) meta-level components.
In this way, it provides an intelligent facility for constructing adaptation plans onthe-ﬂy. PLAZMA [33] introduces an approach to software adaptation that utilizes
modeling and planning techniques in a meta-layered architecture for self-adaptation.
It simpliﬁes the speciﬁcation and use of adaptation mechanisms for system architects
by freeing them from having to design the application architecture topology and plan
for speciﬁc adaptations. As a result, the architecture avoids the diﬃculty of developing
plans for unforeseeable conditions such as changing requirements and runtime failures.
Though aforementioned self-adaptive architectures solve the issues of runtime reconﬁguration strategies generation, they (besides Rainbow) were not originally designed for distributed systems, so none of them speciﬁes the explicit mechanism of
construing conﬁguration strategies from the consideration of multi-agent systems. A
conﬁguration in multi-robot systems should see all the robots as a single system,
so the components or capabilities in the system could be re-synthesized across the
boundaries of robots.
IQ-ASyMTRe [36] is aimed to address both coalition formation and execution
for tightly-coupled multi-robot tasks in a single framework. It enables the sharing
of sensory and computational capabilities by allowing information to ﬂow among
diﬀerent robots via communication. However, within this architecture, it neglects the
fact that even though a coalition of components is generated, if the designated robot
cannot host some of the capabilities, this conﬁguration is indeed invalid. However,
other robots may have enough resources to host these capabilities, if the architecture
could migrate these capabilities from one robot to others, this conﬁguration will
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become valid. To handle this situation, an architecture that supports components or
capabilities migration is required.
The self-adaptive architecture proposed in this research gives the ability to synthesize strategies or conﬁgurations at runtime with consideration of characteristics of
multi-robot systems. This architecture has a major advantage over above architectures:
Our architecture includes application plans and adaptation plans. Application
plans include a series of a state machine to which are mapped to corresponding
executed modules; while adaptation plans are to determine the necessity of adaptation
and the strategy of adaptation by the generic interface of modules. As a result,
engineers who want to design a self-aware system only need to deﬁne tasks of a system
and design the modules; there is no need to design strategies of self-adaptation. The
architecture will enable automatic self-awareness. It decreases programming burden.

2.2

Module Programming Frameworks
In robotics research, component-based software design decreases development time

and is helpful to share the components among the community. We investigate the
state of art of module design frameworks in this section.
Robot Operating System (ROS) [37] is widely used. It aims to provide a software
development environment for robotics. Each node in ROS is a module that provides
speciﬁc functionality. ROS has an explicit port connection mechanism by subscribing
and publishing to topics, messages, and services based upon a hierarchical naming
structure.
The generator of Modules (GenoM) [38] is a tool to design real-time software architectures which are more dedicated to complex autonomous mobile robots. GenoM
provides an abstraction to create functional modules, and it provides a tool to generate non-functional properties that are bound to modules. Instead of using ports to
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connect modules which could adapt to distributed systems conveniently, GenoM uses
shared memory to connect modules.
Open Robot Control Software (Orocos) [39] provides a set of libraries, among
which the Real Time Toolkit (RTT) library explicitly deﬁnes a functional module
primitive and provides the non-functional resource information of a platform as well.
Due to the existence of RTT, Orocos can be used in real-time applications. Furthermore, the Orocos module abstraction uses data ﬂow ports as a thread safe data
transport mechanism for communication of data among modules [40]. OpenRTM [41]
deﬁnes a module as separate core logic and a wrapper, which provide functional
and non-functional characteristics of a module, respectively. Also, OpenRTM has
data ports and service ports in its module abstraction to connect modules. The
Chimera [42] Port-Based Object (PBO) module design framework deﬁnes the functionality, the input and output variable ports, module constants ports and service
ports. It explicitly describes the connection of modules.
All module above design models specify the explicit connection mechanisms, it
is capable of components integration. However, none of them aims to support selfadaptation. In other words, they are not self-adaptive component design model.
Therefore, to embedded component design model into a self-adaptive architecture,
the model should have mechanisms of providing information for adaptation plans to
analyze the performance of a system and synthesize conﬁgurations. The self-adaptive
component model has three signiﬁcant advantages over above architectures:
• The model includes speciﬁc mechanisms for self-evaluation of the performance
of execution units “in-vivo” at the component layer.
• The model includes speciﬁc mechanisms for estimation of the expected performance of execution units before execution “in- vitro” at the component layer.
• The model facilitates the design of component to include ﬂexible mechanisms for
deciding when performance has degraded and which hypothesized conﬁgurations
are likely to exhibit improved performance at the adaptation plans.
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2.3

Software/Hardware Co-design
Module interconnection is a technique that establishes data links between two or

more programmable hardware modules. The simple approach is to interconnect adjacent relocatable modules directly. The method proposed in [43] chose to allocate 100%
of the long lines and 20% of the hex lines to statically routed signals within module
regions composing a cross point switch. Modules can be allocated to any rectangular regions, and static routes can pass through reconﬁguration areas. But through
combining dynamic reconﬁguration area and the cross point switch, the modules can
only be connected to a bus but cannot be connected to other modules. Moreover,
only the abutting modules can be communicated due to the limit of the cross point
switch architecture, and the architecture should be adjusted based on diﬀerent applications. Therefore, though this approach solved the problems of adding and removing
modules, it did not address the swapping of module problem.
There has been some research works in interconnecting modules using buses based
on SoC. For instance, FPGA vendors oﬀer tools that allow quickly integrating a
set of user-deﬁned modules or IP cores into complete systems using on-chip buses,
like Processor Local Bus (PLB) and On-chip Peripheral Bus (OPB) in the EDK
from Xilinx [44]. Therefore, partial reconﬁgurable modules should be able to directly
connect themselves via a bus into a system at runtime.
The work in [45] uses PLB to connect all modules and the processor, but the intertask communications are executed through BRAM. The hardware tasks read a stream
of data from the input data buﬀers, perform the required operations in functional
modules, and save the partial results to BRAMs, and then send the results to the
output data buﬀers. Then another task uses these results as input data and produces
a new set of results. So this work only shows the reusing of the partial results and
allocated pieces of circuitry, but did not provide hard-wired interconnection among
modules. Therefore, using software to control BRAMs to interconnect modules wastes
resources, and cannot swap modules eﬃciently.
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To swap modules at runtime using the bus solution eﬃciently, some researchers
proposed the communication resources are bound to ﬁxed positions for all partial
modules. For example, in the system presented in [46], ﬁxed resource areas with ﬁxed
connection points to a bus interface are used to integrating partially reconﬁgurable
modules into a runtime system. We found that all modules in the system proposed
in [46] have to ﬁt into the same size resource area. This limited the ﬂexibility of
designing the reconﬁgurable modules.
In [47], a novel multi-layered reconﬁguration mechanism has been presented. It
combines successful existing techniques such as multi-context and partial reconﬁguration with new ideas like tag-matching and reconﬁguration proﬁles to one uniform
approach. This method enables fast dynamic reconﬁguration during run-time. As a
major beneﬁt, these short reconﬁguration times allow reconcilable systems to reuse
hardware components frequently and eﬃciently. However, this method cannot be
used for removing, adding, and swapping modules while the system is running.
In [48], authors proposed an architecture that consists of a set of heterogeneous
function units (FUs) and a global interconnection network. The interconnection network is implemented by using so called multi stage interconnection networks (MINs),
which is similar to Crossbar, but lower the complexity compared with Crossbar
through rearranging FUs. Also, FUs can build the feedback through MINs but should
be in several stages. Though the complex nature of interconnection is decreased
largely, the reconﬁguration time (removing, adding, or swapping FUs) is increased
and so does the implementation complexity.
From all the proposed module interconnection methods mentioned above, we can
conclude that to solve the module interconnection problem and allow modules to be
added, removed, or swapped. First we need a standard interface but not with the
same size for all reconﬁgurable modules that can be expanded based on diﬀerent applications; second, we need an interconnection architecture to consider the connection
among reconﬁgurable modules.
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2.4

Decision Making Mechanisms and Virtual Machine
Decision making is a broad research area. In this research, we mainly focus on us-

ing decision making to increase the reliability of a robotic system regarding detecting
and locating faults in a system task conﬁguration, synthesizing feasible conﬁguration
candidates. Virtual machines(VM) we focus on how to use VM concepts to mitigate
fault by migration of components.

2.4.1

Fault Detection

There is extensive valuable research to detect faults in a system. The Rainbow [22]
uses an abstract model to monitor an executing software systems runtime properties
and evaluates the model for constraint violation. Kieker [25] provides the necessary
monitoring capabilities and the tools and libraries for the analysis and visualization
of monitored data. KAMI [49] can continuously monitor and analyze data at runtime
to detect system faults.

2.4.2

Fault Location

Once the faults have been detected, the next step in designing a fault-tolerant system is to locate(identify) the fault [50]. Here, due to the simplicity of implementation
in the resource constrained systems, we focus on the fault location method through
executing feasible test cases. In this type of method, the fault location accuracy is
related to the number of coverage of test cases. The more test cases generated, the
more precise result we can obtain. However, covering all the test cases is an NP-hard
problem [51]. Thus, to eﬃciently locate faults, there are several excellent methods.
The base choice (BC) [52] strategy generates test cases by only modifying a single
module at a time. It is eﬃcient in the scenario in which only one fault has emerged
in the system. Automatic eﬃcient test generator (AETG) [53] contains a heuristic
algorithm for generating a test suite that satisﬁes pair-wise coverage. It ﬁnds one new
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test case per iteration, attempting to ﬁnd a test case that maximizes the increase in
pair-wise coverage. Several test case candidates are identiﬁed and evaluated. In this
research, we assume a single fault occurs in the system. Thus, the BC strategy is
adapted to locate the fault in a system conﬁguration.

2.4.3

Fault Mitigation - Software Adaptation

The focus of this research is on approaches to software adaptation that involve
the migration of veriﬁed code modules that are not precompiled into an existing
executable. Using virtual machines (VM) to migrate or adapt software modules to
changes in the environment, is a promising method to increase robustness in multirobot systems. Some researchers have proposed virtual machine methods to migrate
software, such as Scyllar [54], Mate [55], and the Embedded Virtual Machine (EVM)
[56, 57].
Scylla [54] is a traditional VM adapted for embedded systems whose interaction is
assumed to be between an end-user and a single isolated node in a network. It is not
designed as an interface among the nodes them- selves. One physical machine exposes
interfaces to a single logical machine. Mate [55] is a bytecode interpreter to run on
the multiple nodes as well. Sophisticated programs can be composed of several modules, each of which represented by some of 24 instructions under 100 bytes. It allows
software module to be forwarded and installed in the system. Unlike JVM, which is a
general computational VM, Mate is a more customizable solution about VM. This customizing increases the eﬃciency of system changes. However, Mate ﬁts applications
that composed of a static organization of components; it cannot adapt to components
conﬁguration dynamically changed application. The EVM [56] is an architecture that
considers the Virtual Component (collections of sensor/actuator/control modules) as
a single logical entity and provides programming abstractions at the Virtual Component level, rather than at the board level. To eﬀect code migration in a heterogeneous
environment, the EVM does employ an interpreted virtual machine, but the byte-
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codes focus on task control and inter-task communication as opposed to operational
instructions.
In this research, based on the self-adaptive architecture and self-adaptive component design framework, we present a mechanism for fault handling. The mechanism
includes the following functionality and beneﬁts:
• Detection of system performance degradation.
• Diagnosis and locate of the fault component.
• Synthesis of feasible task conﬁgurations and selection of the optimal one.
• EVM not only supports runtime software adaptation that download pre-compiled
various code modules and hook them into operating system, but also supports
dynamical hardware adaptation, which expands the scope and ﬂexibility of
adaptation.

2.5

Summary
In this chapter, some related research that we use to design ReFrESH, which

consists close-loop architecture design, self-aware architecture state-of-the-art, software/hardware co-design, and mitigating faults through generating novel solutions.
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3. REFRESH INFRASTRUCTURE DESIGN
Programming most robotic tasks are conceptually simple, but error recovery and the
handling of unexpected events add enormous complexity to the programming burden.
Furthermore, software is procedural, so the processing of scenarios unanticipated by
the programmer is just not possible for most programs. The objective of this chapter
is to describe a software architecture that guides systems engineers to conveniently
build self-aware systems, reducing the workload necessary to program robotic tasks
with fault tolerance.
ReFrESH serves as middleware to guide system engineers building self-aware systems. We will describe the design of ReFrESH from three perspectives. Firstly, we
demonstrate the architecture design of ReFrESH, which gives the logical view, the
design philosophy and an idea of the functionality of each layer. Secondly, we propose
a programming framework, which abstracts the self-aware module design paradigm
and provides a high-level tool that is easy to use and frees engineers from the low-level
implementation details. Thirdly, based on architecture and programming framework,
a software engineering formalism is proposed to help engineers program real-time
self-aware systems.

3.1

Terminology Clariﬁcation
As Self-∗ system refer to many aspects, they may have diﬀerent deﬁnitions under

various application realms. Thus, to get rid of confusion and to deliver the architecture precisely, we ﬁrst clarify some terminologies that we frequently use.
A Module is an instance of a class of extended-port-based objects (E-PBOs). Details of E-PBOs are given in Section 3.5. Speciﬁcally, a module can be represented either functionality implemented in Field Programmable Gate Arrays (FPGA), named
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Hardware Module, or functionality implemented in a microcontroller, called Software
Module. Peripheral is referred to physical hardware, such as sensors, actuators, and
devices.
A Task is the real-time thread of execution corresponding to diﬀerent controlled
modules, which consists of a Finite State Machine (FSM) and performance criteria. Tasks may be either periodic or aperiodic and can perform any real-time or
non-real-time function, including control, data processing, communication with other
subsystems, event handling, or user input/output (I/O).
A Conﬁguration or Solution is constructed by one or multiple modules to execute the particular state in the FSM of a task. We use conﬁguration and solution
interchangeably.
We deﬁne Pre-Self-Reﬂection as the performance monitoring down to modules;
while Self-Reﬂection as the performance monitoring in a task. Self-reﬂection is making
the decision based on evidence from pre-self-reﬂection and task performance criteria.
Self-Synthesis is to predict what novel solutions can mitigate the faults and cope with
the changed situation; while Self-Prediction is to predict the potential performance
based on the fulﬁllment of each module. Self-Adaptation consists of mechanisms that
enable systems to add, remove or replace both software and hardware modules on
demand to mitigate faults.
To this end, we can present the deﬁnition of a Self-Aware System: a system is
self-aware if it has the capability of self-reﬂection, self-prediction, and self-adaptation
through the novel solutions produced by self-synthesis.

3.2

Overview of Design Philosophy
We require a principled approach to engineer architecture that enables self-awareness.

In this section, we highlight three bases of our design philosophies:
1. Software architecture gives us leverage to make self-awareness general and costeﬀective;
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2. Component-based software engineering improve reusability of software and object oriented design provides more ﬁne-grain controllability of self-awareness in
each module;
3. Control theory provides a predictable and well-understood mechanism for system adaptation;
4. Requirement engineering allows decision making of adaptations that considers
multiple factors and is sensitive to its architecture model.

3.2.1

Software Architecture

The software architecture model of a system provides an abstract view of the
modeled software system. The architecture model abstracts low-level details and
allows the engineers to focus on the important, high-level properties of the system.
In this research, we focus on the approaches to architecture modeling that allow the
engineers to specify explicit rules, or constraints, about element composition in the
system. An architecture model so speciﬁed enables a system to perform analyses on
the system itself for such quality attributes as performance and reliability.

3.2.2

Component Based Software Engineering

Component Based Software Engineering (CBSE) [58] is an approach that has
arisen in the software engineering community in the last decade. It aims to shift the
emphasis in system building from traditional requirement analysis, system design,
and implementation to composing software systems from a mixture of reusable oﬀthe-shelf and custom-built components [59,60]. CBSE improves software development
by reducing the amount of code that has to be written by the application designer. In
particular, reusing previously existing software components considerably reduces the
time to test new applications. When a component is used in a large number of systems
by diﬀerent developers, the knowledge about the component usage, robustness, and

26
eﬃciency is available in the user community. As such, software reuse promotes the
development of maintainable, reliable, and aﬀordable software systems [59].

3.2.3

Control Theory

Feedback loops provide the generic mechanism for self-adaptation [61,62]. Whereas
software systems are traditionally designed as open-loop systems, we overcome the
challenges of self-adaptation by taking a control systems view and closing the loop
of control. It requires capabilities of control correspond to the MAPE-K (monitoranalyze-plan-execute over a knowledge base) phases of the adaptation cycle that came
with the autonomic computing initiative on engineering self-managing computing systems in IBM [10], identifying functional components and interfaces for decomposing
and managing the feedback loop, as shown in Fig. 1.1. Furthermore, another technique that can be adapted from control theory for self-adaptation, fault detection and
isolation(FDI), was well studied within industrial control. FDI is classiﬁed into two
methods: analytical approaches [63–65] and data-driven approaches [66,67]. The analytical approach is model-based while the data-driven approach is model-free. Both of
them can be adopted into the self-adaptation architecture to support reconﬁguration.

3.2.4

Requirement Engineering

Requirements engineering (RE) is the need to understand the problem domain
to formulate the system-to-be’s requirements model, comprising goals, domain assumptions, and requirements [68, 69]. When the self-adaptation mechanism detects
an opportunity for improvement in the target system and is choosing a strategy to
adapt the system, it must consider numerous factors and pick between both similar
kinds of strategies and strategies that have similar eﬀects. Simply stated, the problem
is to choose the optimal strategy to adapt the system, given existing system conditions, that takes multiple objectives into consideration. To determine which strategy
is “optimal”, we need to deﬁne values for the objectives, relate the objectives to
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speciﬁc system conditions, and assess the impact of the strategies on the objectives.
Since there is uncertainty in the outcome of adaptation, we also need to estimate the
likelihood of observing certain system conditions after executing a strategy.

3.2.5

Generality of the ReFrESH Architecture

The ReFrESH architecture is broadly applicable to arbitrary software systems
because it is based on the extended port-based object, which is an instantiation
of port-based automata. Port-based automata are Turing Machine equivalents and
therefore can represent anything that is computable.
E-PBOs make up the Module Layer of the ReFrESH architecture and form the
basis of the generality claim. The Task Layer, above the Module Layer, consists of
ﬁnite state automata (FSA), which are not Turing Machine equivalents. In this layer,
each state of a ﬁnite state machine simply instantiates a collection of E-PBOs at the
Module Layer. Thus, each state consists of a minimum of one port-based object,
which can compute anything that is computable.
I have not made a distinction between deterministic port-based automata and nondeterministic port-based automata, nor between deterministic ﬁnite state automata
and non-deterministic ﬁnite state automata. In fact, in either case, theorems show
that non-deterministic port-based automata can be represented as deterministic portbased automata and non-deterministic ﬁnite state automata can be represented by
deterministic ﬁnite state automata. Therefore, the distinction does not matter for
the purposes of this thesis.

3.3

Search and Pick Object Example
To illustrate the infrastructure, consider an example of robotic system that searches

for an object and picks it up. This is a simple example, yet has suﬃcient complexity to
present the eﬀectiveness of programming a fault tolerant task utilizing the ReFrESH
architecture.
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Fig. 3.1. 4 DOF arm used for line up blocks application.

We will use a four degree-of-freedom (DOF) arm and three 20 millimeter width
blue blocks, as shown in Fig. 3.1 to execute the ‘search and pick’ task. To show the
programming complexity comparison between using the conventional method and
using ReFrESH, we will focus on tolerating three faults:
1. Vision system is occluded by smoke;
2. Block falls out from the gripper;
3. Collision happens while robotic arm is moving.
We want to help engineers program this task with minimum lines of code under
the guidance of programming framework; also, the architecture automatically handles
self-aware services, such as self-adaptation, self-prediction and self-synthesis. The
architecture design will be illustrated in Section 3.4 and the programming framework
will be demonstrated in Section 3.5.

3.4

Architecture Design of ReFrESH
Layered architecture brings ﬂexibility as to where the systems change. It can

separate essential functions into diﬀerent logical locations where they can be executed
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and managed with relative independence. Thus, well-formed building layers allow
engineers program applications more easily.
ReFrESH is built based on layered architecture due to the beneﬁts aforementioned. As shown in Fig. 3.2, ReFrESH is structurally divided into four layers:
Resource Layer, Interface Layer, Module Layer and Task Layer. While ReFrESH
appears to be a conventional layered architecture, it diﬀers in that it provides selfawareness support, built into a real-time operating system (RTOS), to manage the
task performance in the presence of uncertainties. ReFrESH makes self-awareness
possible for engineers to easily specify strategies that are more global which take into
consideration task goals and quality attributes.
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Fig. 3.2. 4-layer self-aware architecture to support pre-self-reﬂection, selfreﬂection, self-prediction and self-reconﬁguration in regard to both running and dormant functionality.
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The top layer can be thought of as implementing an MAPE-K loop (Monitor Analysis - Plan - Execute - Knowledge) [70]. It is responsible for monitoring the
task performance and reacting to drastic degradation in the task model that require
complex computation of strategic, possibly conﬁguration and adaptation.
The Module Layer abstracts the module programming model that provides system functionality and provides supports of self-awareness. The module framework
is harnessed by executors, evaluators and estimators which allow the Task Layer to
interface with modules.
The bottom two layers provide the interface for a component to talk to the physical
hardware. Resource Layer consists of the physical hardware resources associated with
node capabilities; Interface Layer abstracts uniﬁed drivers to access the data and state
of the Resource layer.
In the following sections, details of every element in each layer will be described.

3.4.1

Resource Layer

Responsibility: The responsibility of Resource Layer is to abstract the capability
of a robot and provide the physical hardware support of building a self-aware system.
Rationale: The rationale for this layer is to describe the physical hardware and
hosts the sensors and actuators interconnection provides the resource knowledge to
self-reﬂection.
Structure and Behavior: The Resource Layer is inspired by the fact that the
performance of a system is aﬀected by both uncertainties from its operating environment and from the system itself. Changing environment may conﬂict the “functional
requirement” of a task, such as in the ‘search and pick block’ task, a vision sensor
is blocked by dust which consequently degrades the target identiﬁcation performance
and then stops the whole system from completing the task; degradation of the system
itself may conﬂict the “non-functional requirement” of a task. Therefore, to specify
self-adaptive strategies comprehensively, the architecture should have the capabil-
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ity to consider both “functional requirement” and “non-functional requirement.” In
ReFrESH, “functional requirement” is related to modules; while “non-functional requirement” is related to the physical devices and peripherals, such as CPU, FPGA,
memory, sensors and actuators.
Besides integrating “functional requirement” and “non-functional requirement”
in self-adaptive strategy, another innovation of this layer for self-adaption is that the
provision of hardware peripheral support. Hardware and software co-design has the
advantage in improving system performance (e.g. faster speed, wider bandwidth,
and higher CPU capability) and the coexistence of hardware and software modules
provide module redundancy of a system which increases system reliability. Therefore,
in ReFrESH the dimension and ﬂexibility of self-adaptation are further expanded to
allow both software and hardware reconﬁguration.

3.4.2

Interface Layer

Responsibility: The responsibility of the Interface Layer is to provide an abstract
interface to access physical hardware and query system capability from the Resource
Layer.
Rationale: The rationale for this layer is to provide reliable data(packet) transfer
services to the layer above it. Speciﬁcally, through Interface Layer, point-to-point link
is built between physical resource and their corresponding modules, both in software
and hardware accelerator formats.
Structure and Behavior: The Interface Layer is inspired by our target of software/hardware co-design. It consists of peripherals interconnect bus - Morphing Bus
(will be discussed in Chapter 4), as well as partial dynamic reconﬁguration mechanism - Morphing Crossbar (will be discussed in Chapter 5 ). Morphing Bus eliminates
the notion of an intermediate data format and thereby obviates the need for bus interface circuitry. Instead of a common data format to which all sensors and actuators
are translated, the Morphing Bus transforms - or “morphs” - its signal lines to meet
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the needs of the connected sensors or actuators. For digital sensors and actuators,
this morphing is achieved through a Field-Programmable Gate Array (FPGA) on the
processor side of the bus. Therefore, it enables ReFrESH to support static reconﬁguration. Morphing Crossbar mirrored Morphing Bus concept into FPGA which enables
re-route interconnection of modules, thereby achieving dynamic reconﬁguration.

3.4.3

Module Layer

Responsibility: The responsibility of Module Layer is to achieve system and
task goals, encapsulate implementation details and provide abstract pre-self-reﬂection
and control mechanisms over which the behavior and structure of the system can be
adapted.
Rationale: The rationale for this layer is to encapsulate the instrumentation of
the self-aware system to support a ﬂexible and reusable framework for performance
module level self-reﬂection and self-prediction.
Structure and Behavior: The Module Layer contains a module programming
framework that provides the managed system’s functionality (Executor (EX)). It also
contains instrumentation for pre-self-reﬂection (Evaluator (EV)) and self-prediction
(Estimator (ES)) of each module. ES provides the mechanism for estimating the performance of a module, which is diﬀerent from EV: EV only monitors the performance
of executing modules in the running conﬁguration; whereas ES “monitors” performance of dormant modules in the novel conﬁguration solution. This is the validating
process before actually instantiating a novel conﬁguration and is the reason we call
this kind of monitoring as “estimating”. The details of this module programming
framework will be presented in Section 3.5.

3.4.4

Task Layer

Responsibility: The responsibility of Task Layer is to deﬁne a task speciﬁcation
and goals, gather pre-self-reﬂection information from Module Layer and achieve self-
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reﬂection regarding task, and cope with changes by synthesizing novel solutions to
execute the task if faults happened in a system.
Rationale: The rationale for this layer is to encapsulate the instrumentation
of the self-aware system to support a ﬂexible and reusable framework for task level
self-reﬂection and self-synthesis.
Structure and Behavior: The Task Layer takes charge of determining the
necessity for fault alleviation, re-assembling modules based on the requirements of a
task, and generating an optimal solution. Unlike a conventional Task Layer, which
only includes a state machine to control each module to satisfy the requirement of a
task, such as by turning a module on/oﬀ; ReFrESH also extends the scope of the Task
from the “execution” perspective to the “fault toleration” perspective by adding the
“self-reﬂection” and “self-synthesis”. To accomplish this, the “self-reﬂection” ﬁrst
requests all modules related performance information from the EV to judge whether
there is any reconﬁguration requirement. If there is a need for reconﬁguration, which
signiﬁes that one of the modules or the conﬁguration as a whole is not suitable
for executing the current task, the “self-synthesis” will be instantiated. It runs in
two phases (will be discussed in Chapter 6): (1) dependency analysis, which shows
the construction of a conﬁguration and decides if a module could be replaced or
amended by another homogeneous functional module; and (2) functional assembly,
which shows the process of combining required modules to generate all potential
conﬁgurations. ReFrESH provides ﬂexible interfaces to control each module; it is
convenient to analyze the dependency and link the modules in the conﬁgurations
together.

3.5

Programming Framework of ReFrESH
A self-aware module forms the basis of programming and conﬁguration synthe-

sizing paradigm. These modules are dynamically self-aware and can be quickly integrated to create a task conﬁguration. In this section, we present a module pro-
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gramming framework as Extended Port-Based Objects, which is the expansion of
Port-Based Object. It speciﬁes mechanisms for self-reﬂection of the performance of
execution units “in-vivo”; also it includes mechanisms for self-prediction of the expected performance of execution units prior to execution “in-vitro”.

3.5.1

Extended Port-Based Objects

The Port-Based Object (PBO) [42] is a module design abstraction which consists
of an independent concurrent process. Its functionality is deﬁned by the methods
of a standard object, as well as the ports. PBO applies port-automaton theory, one
module’s connection (communication) to other modules is restricted to its variable
input ports and variable output ports. Moreover, the conﬁguration constants ports
in PBO are used to reconﬁgure generic modules for use with speciﬁc hardware or
applications. Furthermore, the resource ports in PBO are for communication with
sensors and actuators via peripheral drivers. A simpliﬁed model of a PBO is shown
in Fig. 3.3.
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Executor (EX)
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Fig. 3.3. Abstract view of a PBO.
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Each PBO is a control module, in other words, an executor of functionality. It
has a state and is characterized by its methods. The internals of the object is hidden
from other objects. Only the ports of an object are visible to other objects. A link
between two PBOs is created by connecting an output port of one component to a
corresponding input port of another component. A conﬁguration can be legal only if
every input port in the system is connected to one, and only one, output port.
The Extended Port-Based Objects (E-PBOs) is modeled after the PBO to adapt
it to the self-aware robotic system design. Besides of the advantage of automatically assembly components of PBO, E-PBO framework adds two main advantages.
First, E-PBO builds the basis of a programming model to provide speciﬁc, yet ﬂexible, guidelines to robotics application engineers for creating and integrating software
components. Second, E-PBO forms the basis of a self-aware model to provide speciﬁc methods for evaluating the running task conﬁguration and estimating the new
but non-running task conﬁguration (if required) without interfering with the running
conﬁguration.
As shown in Fig. 3.4, generally speaking, E-PBO is composed of three parts. One
part is EX (executor), which deﬁnes the functionality and provides ports to communicate with other executing E-PBOs, reconﬁgure the module constants, or connect
to sensors/actuators. The other two parts are the extensions. The ﬁrst extension
is Evaluator (EV), which achieves self-reﬂection, monitors the performance of modules (pre-self-reﬂection) and tasks (self-reﬂection). The second extension is Estimator
(ES), which achieves self-prediction, predicts the outcome of running novel solutions.
EV and ES, in both Module Layer and Task Layer, can be programmed with the
same structure but with variate speciﬁc algorithms that designed by engineers. The
details of them are illustrated in the following two parts.
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Fig. 3.4. Abstract view of an E-PBO. Subscript f denotes functional performance and nf denotes non-functional performance.

Evaluator - EV
EV provides runtime evaluation of the running performance of its corresponding
EX. EV runs concurrently with EX; it has full access or visibility to the internal states
of the E-PBO. The engineers could specify the evaluation criteria, which provides a
ﬂexible way to modify the functionality.
Unlike EX, EV does not communicate with other E-PBOs but instead connects to
the task EV. The outputs of EV provide the evidence for self-reﬂection to determine
whether the performance of a task conﬁguration is satisfactory or not. For example,
a Target Detection E-PBO, its EX is running Sum-Squared-Diﬀerence (SSD), the
output of EX is the location of target in image frame. The EV of this E-PBO is
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the ﬁducial matching error, which shows the performance and conﬁdence of target
detection results. If smoke pumped into the scenario, SSD algorithm may lose the
target, in this case, the error from EV output is getting larger than normal threshold,
which indicates a fault.

Estimator - ES
ES provides runtime prediction for the dormant E-PBO. Unlike EV, which runs
as a companion method as EX, ES only runs when faults happened in a system, and
it operates separately with its EX. For the same example, a Target Detection E-PBO,
its EX is running Sum-Squared-Diﬀerence (SSD) to detect the location of a target,
its EV monitors the detection error as the EX is running. If smoke pumped into
the scenario and faults happened, one of the algorithms that we can put into ES is
“Dehazing”. To point out, now we do not need run Dehazing E-PBO directly since
we do not know if this is a feasible solution for ﬁxing the smoke fault. ES can run
this algorithm in advance and self-predict the performance of SSD algorithm with
Dehazing.
Furthermore, unlike EV, which only communicates with Task EV, not other EPBOs, ES can be connected and communicate with other ES’s through its standalone
sets of ports: estimator variable input ports and estimator variable output ports. The
mechanism of ES interconnection is to predict more and further aﬀection by running
one new algorithm like Dehazing, then provide a more accurate predicted outcome.

3.5.2

Conﬁguration Veriﬁcation and E-PBO Integration

A task is achieved by a conﬁguration or solution; a conﬁguration is constructed by
linking multiple E-PBOs to form either open-loop or closed-loop system. Each E-PBO
is running as a separate sub-system in the real-time environment, the details of a realtime operating system for ReFrESH will be introduced in Section 3.7. An example is
the PD controller to control a robotic arm, as shown in Fig. 3.5. The conﬁguration
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uses four E-PBOs: trajectory generator, inverse kinematics, PD controller and robot
gripper.

Traj. Gen.

EX

Inv. Kin.
Vias

EX

PD Ctrl
θd
θm
-►

Torque

EX

Robot
Gripper

EX

EV

EV

EV

EV

ES

ES

ES

ES

θm

+I

t

User

Robot

Fig. 3.5. Example of PD control on a robotic arm.

We deﬁne a task as consisting of a conﬁguration and a ﬁnite state machine (FSM).
Speciﬁcally, a conﬁguration is a set of E-PBOs

1

interconnected together to provide

the required system behavior and an FSM to control the transition states of these
E-PBOs. Furthermore, based upon the port-automaton theory, we deﬁne that a
conﬁguration is valid only if the data required by the input(s) of one E-PBO is
produced by the output(s) of one and only one other E-PBO. In other words, if more
than one E-PBO could supply the required data to the input(s) of an E-PBO, this
conﬁguration is invalid. Thus, we can verify the correctness of a solution if and only
if satisfying Equation 3.1 and Equation 3.2, where i and j are outputs of diﬀerent
modules, k is the number of total modules, m is the number of inputs, n is the number
of outputs:

Outputi
1

\

Outputj = Ø

All E-PBOs are currently implemented using C programming language.

(3.1)

39

[

Inputm =

m∈{1···k}

[

Outputn

(3.2)

n∈{1···k}

Considering an example in Fig. 3.5. InputT raj.Gen. = Ø, OutputT raj.Gen. = {V ias};
InputInv.Kin. = {V ias}, OutputInv.Kin. = {θd }; InputP DCtrl = {θd , θm }, OutputP DCtrl =
{T orque}; InputRobotGripper = {T orque}, OutputRobotGripper = {θm }.
The intersect of four outputs is Ø, thus this solution satisﬁes Equation 3.1. Then,
the joint of all four modules’ inputs are {V ias, θd , T orque, θm } and the joint of all four
S
S
modules’ outputs are {V ias, θd , θm , T orque}. Since m∈k Inputm = n∈k Outputn ,
thus this solution satisﬁes Equation 3.2 also. Therefore, this solution is legal.
For E-PBOs, the conﬁguration veriﬁcation based on EX is the ﬁrst step, which
guarantees the legal process of achieving a task. However, it does not ensure the
correctness of self-awareness. We add one more requirement in Equation 3.3. This
equation means that the Task Layer evaluator cannot evaluate faults that engineers
do not deﬁne in the task.

[

EV Output M oduleLayerm ⊇

m∈{1···k}

[

EV Input T askLayern

(3.3)

n∈{1···k}

Considering the same PD control of a robotic arm, but the task solution Task Layer
E-PBO is added to explain Equation 3.3. As shown in Fig. 3.6, InputT raj.Gen. = Ø,
OutputT raj.Gen. = {V ias}; InputInv.Kin. = {V ias}, EV Output M oduleLayerRobotGripper =
{F allout}; EV Iutput T askLayerT askSolution = {F allout, V ision, Collision}. Since
S
S
EV
Output
M
oduleLayer
⊇
m
m∈k
n∈k EV Input T askLayern , it guarantees that
the self-aware functionality for this solution is legal too.

3.5.3

E-PBO Integration

A real-time communication mechanism which allows for ﬂexible interconnecting
modules is illustrated in this section. The ﬂexibility means that accessing communication channel eﬃciently. We expand the communication mechanism from PBO.
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Fig. 3.6. Example of PD control on a robotic arm with extended veriﬁcation.

PBO deﬁnes a state variable table mechanism, as shown in Fig. 3.7. The output of
a module is saved into a local variable in local structure, while other modules which
need this information can access it through a global state variable and then save the
value to its local variable in local structure.
For a self-aware architecture, the system can self-reﬂect itself at the background
without interfering running task. Thus, traditional global start variable table cannot satisfy the self-aware requirement. Thus, in our framework, we added enhanced
local state variable table and enhanced global state variable table to speciﬁcally ac-
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Fig. 3.7. Module integration example of PD control on a robotic arm in
PBO.

cess, save, retrieve data for self-awareness. Fig. 3.8 shows the E-PBO integration
mechanism.

3.6

ReFrESH Reveals A New Software Engineering Formalism
Data Flow Diagrams (DFD) are described data stores within a system and data

movement between external entities and the processes [71]. DFD is used as a software
engineering formalism since it can reveal relationships among the various modules in
a system. However, DFD does not satisfy the design requirement in real-time software engineering as it lacks control speciﬁcation. To cope this, [72] augmented DFD
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Fig. 3.8. Module integration example of PD control on a robotic arm in
PBO.

and proposed real-time data ﬂow diagrams (RT-DFD). Fig. 3.9 shows an example
of RT-DFD to achieve a sensor-actuator system. However, the data stores only are
shared among modules; there is no explicit mechanism to share data between task
and modules. In other words, the data ﬂow behavior and data store behavior in both
DFD and RT-DFD do not consider the requirement of self-awareness.
To support self-awareness, ReFrESH requires a new formalism for real-time selfaware software engineering; it is called real-time self-aware data ﬂow diagram (RTSA-DFD). An example of RT-SA-DFD to implement the same system in Fig. 3.9 is
shown in Fig. 3.10.

3.6.1

Data Store Behavior of RT-SA-DFD

Data store method in RT-DFD saves one type of data (output from EX) in current
time and is able to be accessed in the future time. However, RT-SA-DFD as a special
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Fig. 3.9. An example of RT-DFD to achieve a task.

data store method which contains two types of data stores. One data store contains
the output of EX that shares with other procedures, while another data store contains
the self-reﬂection of EV that shares with the task. Therefore, the expansion of data
store enables data sharing across task and modules, which builds a channel between
task and processes. For example, in Fig. 3.10, module M2 E-PBO (red rectangular)
has two data stores: EX outputs the ‘value2’ and shared with module M3; EV takes
input from M1 EX output and processes to output pre-self-reﬂection value1 and
shared with ‘Fault Detector’ module in task self-reﬂection.

3.6.2

Data Flow Behavior of RT-SA-DFD

RT-DFD has only vertical control from task to process, RT-SA-DFD expands
it to support horizontal control between task and task self-reﬂection. For example,
in Fig. 3.10, the red single arrow origin from task self-reﬂection FSM controls the
state transition in task control FSM. The direct control between task FSM and task
self-reﬂection implicitly shows the control logic and decreases programming burden.
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Fig. 3.10. An example of RT-SA-DFD to achieve Fig. 3.9 with selfawareness.
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3.7

ReFrESH Real-Time Operating System
ReFrESH Real-Time Operating System (ReFrESH-RT) is modeled after the Chimera

PBO interface for subsystems servers (SBS). In ReFrESH-RT, processing data from
input to output is the result of a particular event. The event is nominally a periodic, time-based trigger, but can also be an aperiodic trigger, such as an interrupt.
Associated with each E-PBO is a set of methods that the RTOS calls to control
real-time behavior. These methods include initialization, real-time re-initialization,
starting, stopping, getting internal parameters, setting internal parameters, evaluating the module and estimating the module. ReFrESH-RT can interact with each
E-PBO through a local data structure for internal state and an enhanced local data
structure for self-awareness. Fig. 3.11 shows how ReFrESH-RT works to support
self-awareness.
ReFrESH-RT controls an E-PBO into several states, which are implemented as
methods of the control object. The methods are init, on, set/get, cycle, self-reﬂection,
self-prediction, oﬀ and kill. The init and on are for a two-step initialization. The
set/get are to build the interconnection among E-PBOs through specifying access
both state variable table and enhanced state variable table. The cycle executes the
EX in an E-PBO in a periodic manner or aperiodic manner which depends on the
returned value. The self-reﬂection executes EV in an E-PBO as a companion of EX.
However, as discussed in the last section, EX and EV access to state variable table
and enhanced state variable table speciﬁcally. The self-prediction executes once a call
signal produced by the EV in a speciﬁc E-PBO, such as Task Solution EV. The oﬀ
and kill are for modules’ termination. In the following paragraphs, we will go more
details on the functionality of each method.
An E-PBO is created by sending a spawn signal. In response to this signal, a new
thread of execution is created within the real-time system. It performs any required
initialization through init, such as allocating memory for local state variable table,
enhanced local state variable table, setting initial values of variables and so on.
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Fig. 3.11. ReFrESH-RT ﬂowchart.

Once E-PBOs are created, we can call set/get to set where an E-PBO should read
data and where an E-PBO should send data. Through, these two signals, modules
can be interconnected together.
This module can be turned on to execute and turned oﬀ to not execute by sending
on and oﬀ respectively. The on method is executed to perform a small amount
of initialization in order to place an E-PBO into a known internal state which is
consistent with the rest of the system. Then, this module will be in the ON state.
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As long as an E-PBO is in the ON state, the cycle method (EX) is executed
based on the spawn frequency. Its inputs and outputs are reading data from and
sending date to local state variable tables so that communicating with other EXs
through global state variable tables and updating its variables and states. Also, the
self-reﬂection method (EV) is execute when the cycle method is running. The selfreﬂection inputs and outputs are reading data from and sending date to enhanced
local state variable tables so that communicating with other EVs through global
enhanced state variable tables. However, the self-prediction method (ES) executes
only when it receives a call signal from task solution EV.
The oﬀ method is called in response to a signal which tells the E-PBO to stop
executing. The kill method is used to terminate an E-PBO to end a task and free up
any resources it had previously allocated.
The signals spawn, on, call, oﬀ, kill are triggered externally from the task, either
by the user interface or by the Task Solution control ﬂow. In our implementation,
these signals can come from a serial command interface, or over the wireless networks.

3.8

ReFrESH Case Study and Programming Eﬀort Analysis
The target of designing ReFrESH is to provide a tool to help the system engineers

conveniently programming a self-adaptive system by consuming the least workload.
Thus, in this section, through the illustration of ‘search and pick’ task, we show
the various eﬃciency of programming a task between using conventional method
(without ReFrESH) and using ReFrESH. We consider three faults: (1) Vision system
is occluded by smoke; (2) Block falls out from the gripper; (3) Collision happens while
robotic arm is moving. In this section, ﬁrstly, we demonstrate the implementation by
only considering ‘Vision system is occluded by smoke’; then we show the application
by considering all these three faults. Last, we analytically analyzed the eﬃciency
diﬀerence between using ReFrESH and without using ReFrESH.
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3.8.1

Vision System Fault Happened in the System

We implement the “search and pick” task and add ‘vision system is occluded by
smoke’ fault into the system.

Programming Task Without Using ReFrESH
Fig. 3.12 is the RT-DFD of programming the ‘search and pick’ task with vision
fault tolerance. Task control FSM is the conventional method of programming a
robust task through one deterministic ﬁnite state machine (FSM); it deﬁnes the states
of executing the task itself and the states that handling faults. For example, ‘vision
system is occluded by smoke’ failure happens in the execution of ‘Target Detection’
state, to ﬁx this fault, a programmer should program ‘Vision Check’ module (red
rectangular in this ﬁgure) to dedicate monitor detection performance. If the system
wants to tolerant more faults, there should have more dedicate modules to support
these faults detection; thus, programming extra modules increases burdens. The
analysis of programming burden regarding lines of code and program gain will be
shown in Section 3.8.3.

Programming Task Using ReFrESH
Instead of programming an extra module to dedicate monitor target detection
performance, in ReFrESH, E-PBO framework provides self-reﬂection in module layer
and self-reﬂection in task layer, as shown in Fig. 3.13. Engineers can eﬃciently add
the monitor logic in ‘Vision Check EV’ of ‘SSD E-PBO’ (red rectangular in this
ﬁgure). Then, the result of SSD self-reﬂection will be fed to self-reﬂection in task EV.
ReFrESH provides mechanisms to run reﬂection in both module layer and task layer.
Since the engineers only need to add the logic part in the program instead of the whole
module, thus, using ReFrESH to build a self-aware system decreases program burden.
The more faults that a system wants to tolerate, the more programming burden can
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Fig. 3.12. Programming the ‘search and pick’ task without using ReFrESH
to tolerate vision fault.
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be reduced through ReFrESH. The analysis of programming burden regarding lines
of code and program gain will be shown in Section 3.8.3.
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Fig. 3.13. Programming the ‘search and pick’ task using ReFrESH to
tolerate vision fault.

3.8.2

Three Faults Happened in the System

To show the signiﬁcant programming eﬃciency diﬀerence between using ReFrESH
and without using ReFrESH, we implement the “search and pick” task and add all
these three faults into the system.

Programming Task Without Using ReFrESH
Fig. 3.14 is the RT-DFD of programming the ‘pick a block’ task to tolerate three
faults. We can see that the task control FSM is much more complicated than task
control FSM of tolerating only one fault. The state transitions bring programming
diﬃculty to engineers. For example, to detect collision fault, a speciﬁc module should
be programmed to output the collision indicator; and the particular block distinguish
module should be programmed to detect the block is a clear block fault. All these
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extra modules bring the programming burden. The analysis of programming burden
concerning lines of code will be shown in Section 3.8.3.

Task Control FSM to Tolerant 3 Faults
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Fig. 3.14. Programming the ‘search and pick’ task withoug using ReFrESH
to tolerate block fall out, vision and arm collision faults.

Programming Task Using ReFrESH
Fig. 3.15 is the RT-SA-DFD of programming the ‘pick a block’ task to tolerate
three faults. We can see that the block falling out detector and collision detector
can be only functions that show up in ‘Robot Gripper’ EV, which decreases the
programming burden compare to programming two extra modules. The analysis of
programming burden regarding lines of code will be shown in Section 3.8.3.
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Fig. 3.15. Programming the ‘search and pick’ task using ReFrESH to
tolerate block fall out, vision and arm collision faults.
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3.8.3

Programming Eﬃciency Analysis

In this section, we analyze the programming eﬀort regarding the number of lines of
code. We summarize the eﬃciency of using ReFrESH to program a task analytically
in Table 3.1. The bullet (0) shows the backbone of “search and pick” task without
any fault in the system. The bullet (1) shows “search and pick” task with ‘vision’
fault. The bullet (2) shows “search and pick” task with ‘vision’ and ‘block falls out’
faults. The bullet (3) shows “search and pick” task with ‘vision’, ‘block falls out’ and
‘collision’ faults.
To show the data in the table clearly, based upon data we ﬁrst plot the trend of
lines of code engineers have to write in Fig. 3.16. We can see that the number of
lines increment of using tradition method is exponentially increasing. However, the
number of lines increase of using ReFrESH is linearly increasing. Secondly, we also
plot the program gain in Fig. 3.17. We can see that using ReFrESH, the program gain,
or the programming eﬃciency, is increased as the complexity of system increased.

Table 3.1.
Program Burden Reduction in Three Scenarios

Scenario

Lines wo ReFrESH

Lines w ReFrESH

Gain

(0)

334

334

0

(1)

679

364

11.5

(2)

925

379

12.1

(3)

1420

409

12.5
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Fig. 3.16. Trend of lines of code comparison between using traditional
method and using ReFrESH.
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Fig. 3.17. Trend of program gain comparison between using traditional
method and using ReFrESH.
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3.9

Summary
In this chapter, a four-layer architecture, ReFrESH, was presented. The design

philosophy of each layer, Resource Layer, Interface Layer, Module Layer and Task
Layer were described. Then, we demonstrated a module design framework, E-PBO.
Moreover, a new software engineering paradigm, RT-SA-DFD is proposed to support
self-aware software design. Through the case study of ‘search and pick’, we analytically illustrated that using ReFrESH to program a task increases programming
gain by 12 times. As the system complexity increases, the programming gain should
further increase.
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4. STATIC SELF-ADAPTATION IN REFRESH
4.1

Introduction
A bus is a mechanism by which the CPU communicates with internal components,

such as memory and video, and external peripherals, such as sensors and actuators.
Buses evolved to provide a compact and deterministic communication mechanism that
simpliﬁes and modularizes design through standardization. Therefore, because the
use of a bus increases system versatility by allowing devices to be added or removed
easily, systems are typically designed to use the bus to connect all kinds of devices or
modules.
As CPU performance increased, bus performance became a bottleneck. This, in
turn, drove designers to optimize buses for specialized functions, resulting in a proliferation of bus speciﬁcations. Even though the vast variety of bus types and bus
speciﬁcations available to the designer allows impressive gains in system performance,
it increases system complexity as the majority of modern systems incorporate a multitude of bus types for diﬀerent purposes. Today’s computer systems often utilize
multiple buses optimized for various functions, such as memory access, multiprocessor communication, and peripheral interconnect. It is not uncommon to even employ
a few diﬀerent bus types for each category.
Despite this diversity, all buses have historically operated under the same basic
paradigm: the implementation of a universal, shared conduit for information based
on a standardized data format that is optimized concerning some rate criterion. Sharing is almost universally achieved through time-division multiplexing (TDM), which
allows only one device to use the bus at any given time. The standardization of the
control, timing, and arbitration of the shared data conduit enables the development
of very eﬃcient, yet very specialized, bus architectures.
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An unfortunate side eﬀect of a standardized data format is that it necessitates
bus interface circuitry on both sides of the bus. In other words, desired signals have
to be encoded into and decoded out of the bus protocol. These two issues, namely
buses becoming more specialized and the need for speciﬁc circuitry on both the host
and the client side, led us to take a fresh look at the bus paradigm. Motivated by
our lab’s focus on miniature real-time and embedded systems, we began investigating
alternatives to current peripheral interconnect buses with smaller footprints. Speciﬁcally, as we have a frequent need to connect sensors and actuators that interface our
computer systems with the physical world (cyber-physical systems), we conceived the
idea of sensors and actuators that could plug directly into a bus with no interface
circuitry whatsoever. In this approach, the bus signals would have to “morph” to
accommodate the requirements of the connected sensor or actuator.
At the beginning of this investigation, our goal was to develop a bus mechanism
that avoided TDM and gave every sensor and actuator a direct conduit to the CPU.
In fact, we wanted the bus to optimize itself for the speciﬁc sensor or actuator that
was plugged in, hence the name, “Morphing Bus”. The signal lines of our bus morph
to the needs of a particular device that is connected directly to it − neither interface
circuitry nor an arbitrator is necessary. The Morphing Bus provides a dedicated
conduit between the sensor and the sensor-speciﬁc data converter required to present
data in a binary format amenable to consumption by the CPU.
To our knowledge, this is the ﬁrst work to develop a bus for peripheral adaptation.
It includes three beneﬁts:
1. avoids the use of an intermediate data format through the bus-signal morphing
process, which permits sensors and actuators to connect directly to the bus.
2. eliminates bus interface circuitry and moves the converter to the CPU side,
simplifying design on the peripheral side of the bus, which eases the burden on
compact embedded systems.
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3. obviates arbitration by employing non-time-multiplexed point-to-point connections.
This chapter is organized as follows. Section 4.2 introduces the details of ﬁxed bus
signals for conventional buses and adaptive bus signals for the Morphing Bus. Section
4.3 presents the proposed expanded bus taxonomy that reveals this as a new bus
paradigm. Section 4.4 and 4.4.2 describe the implementation details of the Morphing
Bus with its speciﬁcations. Section 4.5 presents a tool, named MorphAhead, that
allows quick and easy conﬁguration of the system prior to deployment by supporting
static reconﬁguration of the Morphing Bus. Section 4.6 demonstrates the validity
of the Morphing Bus and MorphAhead through experiments to construct a unique
helical structure miniature robotic system with the Morphing Bus. Moreover, the
signal frequency and the number of wedges on the Morphing Bus are analyzed. The
last Section 4.7 summarizes this section.

4.2

Morphing Bus Evolves From Bus-Speciﬁc Signals to Transducer-Speciﬁc
Signals
For sensors and actuators, which can be generically referred to as “transducers”,

the native signal format is not recognizable by the CPU directly. Thus, some type
of converter is required to convert the data format of the transducer to that which
is readable or writable by the CPU. For example, a DC motor ampliﬁer transduces
a current command from the CPU to a torque at the motor shaft. However, the
input to the motor ampliﬁer must be converted from the n-bit number computed by
the CPU to a pulse-width-modulated (PWM) signal from 0% to 100%. Likewise, a
quadrature shaft encoder transduces changes in angular position into a pair of pulse
streams, which must be converted by an encoder counter into an n-bit number for
the CPU.
All peripheral buses with which the authors are familiar put the converter on the
peripheral side of the bus and deﬁne a bus-speciﬁc data protocol − an intermediate
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data format − to transfer the converted signal over the bus to the CPU. Fig. 4.1
illustrates this process. In the case of a shaft encoder, the sensor produces a native
output of quadrature pulse streams on the “I/O side of the bus” (Fig. 4.1) which
is converted to an n-bit number representing net rotation by the converter. The
“bus interface” circuitry then packages the converted value into a time-, data- and
arbitration-sensitive protocol for transfer across the bus to the “CPU side”. This
bus-speciﬁc protocol requires bus interface circuitry on both sides of the bus for both
the encoding and the decoding of the data.

Conventional Bus
CPU-Recognizable
Signals

Bus
Interface

I

Transducer-Specific
Signals

Converter

I/O Side of the Bus

I

Bus
Interface

H

Sensor/
Actuator

I

CPU

II

CPU Side of the Bus

Fig. 4.1. Conventional peripheral buses gather information through interface circuitry.

As illustrated in the case mentioned above, we know that to adapt the standardized bus-speciﬁc signals, the converter and bus interface circuitry on the peripheral
side of the bus are essential. This increases the board design complexity and limits
peripheral connection ﬂexibility. Moreover, it enlarges the print circuit board; such a
solution is not suited for compact embedded systems. To make up for the drawbacks of
conventional buses brought about by bus-speciﬁc signals, the sensor/actuator-speciﬁc
signals should be used directly.
The Morphing Bus uses the transducer-speciﬁc signals directly. Instead of ﬁxed
bus-speciﬁc signals, to which all sensors and actuators must conform, a bus that
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Fig. 4.2. The Morphing Bus forces the bus signals to conform to the
device, eliminating the bus interface circuitry.

adapts − or “morphs” − its signal lines to meet the needs of the connected sensors
or actuators could provide demonstrable beneﬁts. Fig. 4.2 shows a block diagram of
this process. As indicated in the case of a shaft encoder, the native output of quadrature pulse streams can be transferred through the bus directly without using the
bus interface circuitry to package the converted signals and arbitration information.
Without the need for an intermediate data format, the converter can be moved to the
processor side of the bus from the peripheral side, further simplifying the traditional
“I/O Card” design. This allows the converter to be dynamically implemented in the
programmable hardware (FPGA in the current implementation) on the CPU side
of the bus, so an n-bit number representing net rotation from the converter can be
generated. This easily paves the way for mixing analog and digital signals on the bus
as programmable analog hardware begins to complement the programmable digital
hardware already available. (See the Xilinx Virtex-7 series of mixed-signal FPGAs, as
an example of the future of mixed-signal programmable hardware [73].) In addition,
peripherals can be plugged into the bus directly without any bus interface circuitry.
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Such prudent design increases the ﬂexibility of the bus as well as decreases the amount
of space used.

4.3

Morphing Bus Fills A Gap of Bus Taxonomy
Engineers commonly consider only two broad classes of buses: serial and parallel,

as shown in Fig. 4.3. In case of serial buses, such as CAN bus [74], USB [75], and
Ethernet [76], transmission is typiﬁed by all the bits of a coherent data word being
sent sequentially on the same channel (wire), as shown in Fig. 4.4(a). In parallel
bus cases, such as ISA bus [77], VME bus [78], and PCI bus [79], transmission is
typiﬁed by multiple bits (usually multiples of 8 bits) sent simultaneously on diﬀerent
channels (wires), as shown in Fig. 4.4(b). Parallel buses have a wider data path than
serial buses and can therefore transfer data in words of one or more bytes at a time.
Conceptually, because all bits arrive simultaneously there is generally a speedup in
the parallel transmission bit rate over the serial transmission bit rate. In practice,
the simplicity of the serial channel allows for greater optimization, which can lead to
increased overall data transmission rate.

Parallel
PCI
ISA
VMEbus

Serial

CAN
USB
Ethernet

Fig. 4.3. A taxonomy of conventional serial and parallel buses.
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Fig. 4.4. Two data transmission modes of buses.

All of the mentioned serial and parallel buses rely on TDM to share the data
channel. “Time Multiplexed” eﬀectively means that diﬀerent time slots are used to
convey diﬀerent data streams [80]. However, the emergence of PCIexpress (PCIe)
[81, 82] expanded the concept of conventional serial or parallel buses by eﬀectively
eliminating TDM. PCIe is a monolithic type of bus that dynamically allocates a
plethora of point-to-point serial buses between diﬀerent subsystems so that each one
can maintain its unbroken data stream simultaneously. This is illustrated in Fig. 4.5.
These serial data streams are not broken up in time, allocating a time slot to each
device; hence, they are non-time-multiplexed. This represents an important departure
for bus architectures and expands the taxonomy listed above, as shown in Fig. 4.6.
For the purposes of symmetry, we re-labeled the “parallel” and “serial” columns
of the taxonomy in Fig. 4.6 as “Space-Multiplexed” and “Non-Space-Multiplexed,”
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Fig. 4.6. The expanded taxonomy, including PCIe, with symmetric
nomenclature for multiplexing.

respectively. The channels of serial and parallel buses that transfer data represent the
spatial layout of the bus. Analogous to time-multiplexing, a space-multiplexed bus is
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one in which diﬀerent space slots are used to transmit diﬀerent data channels. Hence,
parallel buses are space-multiplexed and serial buses are non-space-multiplexed. As
previously noted PCIe is neither time-multiplexed nor space-multiplexed.
The taxonomy in Fig. 4.6 highlights an important point: no bus architecture
occupies the lower left quadrant. PCIe, in fact, is a multi-serial bus. Thus, the empty
quadrant of the bus taxonomy should represent a multi-parallel bus, meaning spacemultiplexed and non-time-multiplexed. The Morphing Bus, described here, is such a
bus. Each bit of the data word of each sensor or actuator is assigned to a separate wire
that is dedicated to a device. Meanwhile, the processor can access diﬀerent devices at
the same time. Overall, the Morphing Bus has multiple simultaneous channels that
deliver coherent data words instantaneously across the (physical) media. Fig. 4.7
shows how the Morphing Bus transmits data among peripherals. Fig. 4.8 shows the
expanded bus taxonomy that includes this new bus paradigm − the Morphing Bus.
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Fig. 4.7. Multi-Parallel bus: Morphing Bus.

4.4

Morphing Bus Design Details

4.4.1

Morphing Bus Implementation

The Morphing Bus is non-time-multiplexed ; each peripheral is given a dedicated,
point-to-point connection from the CPU to the transducer. To maintain a uniform
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Fig. 4.8. An expanded taxonomy with Morphing Bus ﬁtting in.

interface, the peripheral cards, which are referred to as “wedges”, are daisy-chained
together for uniform signal routing. Each wedge has electrical connectors at both
ends. All the wedges provide the same physical interface to the preceding and the
succeeding stages by routing un-used bus signal lines through the wedge. Given the
type and number of sensors/actuators serviced by each wedge, unused signal lines
are consumed by the wedge and are morphed into the transducer-speciﬁc signals as
required. Each wedge uses as many signal bits of the bus as required to support the
sensors or actuators on that board. The signals that are not used on the individual
board are passed through to the board of the next stage. Through the promotion
of the ﬁrst unused signal line of the wedge input connector to the ﬁrst pin of the
output connector, the signals are passed in a way such that the next board will use
the ﬁrst signals on the Morphing Bus as if they were connected to the ﬁrst pins on
the baseboard connection. By passing the unused signals in this way, each board does
not need to know which pins the other boards are connected to.
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When a new peripheral is added to the current system, the CPU only needs to
know that the signals associated with the sensor or actuator can be conﬁgured into
the ﬁeld-programmable gate arrays (FPGA) pinout. Similarly, if the peripherals
currently in the system are swapped, the CPU needs to know which peripheral was
taken out and what it was replaced with, then it can reconﬁgure the FPGA pinout
for the newly added wedge. This conﬁguration process is the static reconﬁguration.
A conﬁguration tool to support this process is presented in Section 4.5.
Fig. 4.9(a) shows an example of how the Morphing Bus connects each peripheral
together. The input lines to a peripheral board are used as follows: six lines are
dedicated to power and ground. Those are common to all boards and as a result, are
taken in all of the wedges. A camera plugged into the CPU uses a required number
of lines, and the rest of the lines are transferred to the start of an output connector
(green). The motor driver board (blue) and the ZigBee board (red) use two of these
lines, respectively, and pass the remaining lines in a similar fashion. Thus, the CPU
pins are assigned sequentially in the same order that the devices are being plugged
in. If the positions of these three boards in the chain are swapped, the I/O pins of
the CPU connected to each peripheral will diﬀer, but overall the same number of pins
or the same I/O will be re-used, as indicated in Fig. 4.9(b).

4.4.2

Morphing Bus Speciﬁcation

One of the goals in the design of the Morphing Bus was to allow it to work for
any kind of system regardless of the CPU and peripheral, and to be able to handle
all the diﬀerent types of I/O that are attached to the system. To achieve this goal
and help the user conﬁgure the Morphing Bus successfully, we have considered the
following speciﬁcations for the Morphing Bus.
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Fig. 4.9. Conﬁguration diagram for Morphing Bus. (a) When the peripherals are plugged into the base board, they use some pins for the
component supported and the rest are routed through successive boards
are plugged into previous ones, forming a chain and all having direct connections to the base board CPU. (b) The same peripherals used but the
order of connection chain is changed.

Morphing Bus Wedge
The hexagonal wedge design dictates the fundamental unit of measure for the
Morphing Bus: the 60-degree single wedge.
Fig. 4.10 speciﬁes the single-wedge shape of the board and the positioning of the
connectors and mounting holes. The preferred reference for locating the connector
on a wedge is the mounting hole. The distance to pin 1 is also exact for placement.
The double wedge covers 120 degrees. To maintain consistency between the singlewedge and double-wedge, they have the same connector footprint but the doublewedge rotates the J2 connector another sixty degrees. The only point we need to
consider is that the double-wedge has one more mounting hole than the single-wedge.
Fig. 4.11 speciﬁes the double-wedge shape of the board and the positioning of the
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Fig. 4.10. Single wedge size and positioning of connectors and mounting
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connectors and mounting holes. To allow for a double-helix arrangement of two intertwined Morphing Bus stacks, the component heights are dictated in Fig. 4.12.
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Fig. 4.11. Double wedge size and positioning of connectors and mounting
holes.
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Fig. 4.12. Component Clearance heights for both the single and double
wedges.

For each wedge layout, there is no new PCB technology required, standard FR4
4-layer stackup is chosen. The copper trace is with 1.2mil thickness (1/2 oz copper
plated) and 8mil width for the Morphing Bus signals is the default standard routing rules. The largest trace length of the Morphing Bus is 1540mil. Therefore, by
combining the maximum contact resistance 0.05ohms of each DF 12 connector, based
on equation in [83], we set the Morphing Bus signal trace resistance target for each
wedge is 0.25ohms.
Fig. 4.13 shows the actual wedges of the Morphing Bus, called “cheese wedges”.
Fig. 4.14 presents a spiraling staircase when the wedges are stacked up. In this
assembling style, air ﬂows from the base upward and follows the path along the spiral,
cooling the integrated chips on every wedge. The whole structure can be enclosed
in a wrap to maintain rigidity and increase airﬂow. If excessive cooling is required,
the wrap can be made from a thermally conductive material and the various boards
can be heat-sinked to the wrap to provide additional conductive cooling. This is
advantageous for packaging peripherals into a compact embedded system and makes
the system more robust to overheating.

Morphing Bus Connector
Considering the character of compact embedded systems, the DF 12 series connector was selected due to its smaller footprint and the available stacking heights, as
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Fig. 4.13. Morphing Bus Wedges: A single wedge is used to connect a
ZigBee and a double wedge is used to connect two channel motors.

shown in Fig. 4.15 [84]. This connector daisy-chains the Morphing Bus and allows
additional wedges to be stacked in a spiral.
The DF 12 series connector provides stacking heights between 3.0 mm and 5.0
mm. Having multiple stacking heights allows for diﬀerent wedge sizes (single-wedge,
double-wedge) because the stacking height can be increased to account for the extra
width the multi-slice wedge takes up. The connector width is also important because
of the height constraints. The components on the wedges can only be of a certain
height or the wedge pieces will not ﬁt together properly when connected together in
the spiral design. The DF 12 series connectors have a 0.5 mm terminal pitch. This
size is small enough to ensure a large number of pins can be used, but still large
enough to allow for routing of all the signals on a 4-layer board.
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Fig. 4.14. Spiral structure with wrapping around and the side view of
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Fig. 4.15. Morphing Bus DF 12 connector.

For the current design of the Morphing Bus we chose a 50-pin connector as it
satisﬁes most of miniature robot constraints. However, we acknowledge that for more
complex systems that require more components, this could present a wedge number
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limitation. This constraint could be overcome by changing a larger connector with
more pins, but the stack electrical constraints and signal property constraints should
be referred Section 4.4.2 and Section 4.6.3.

Electrical Speciﬁcations
The DF 12 has a 0.3 A per pin current rating [84]. This is another important factor
that needs to be considered when creating the individual peripheral wedge based on
the Morphing Bus. Wedge need to be designed such that the current draw does not
exceed the limited current of the connectors. For typical wedges, this current limit
should not be an issue, as the current draw for each wedge should not exceed about
6.5 mA. Assuming each wedge takes about 2 or 4 signals, there would be enough
room to add 15 to 20 wedges onto the Morphing Bus. If more current is needed
for an individual wedge, the wedge will need to have its own power supply, such as
the motor wedge needs to be driven by an external power source due to the current
requirements.

Utility and Signal lines
At this stage, the utility lines of the Morphing Bus include 3.3 V , 5 V and Ground
power lines. These lines are the same on each wedge, located on the ﬁrst six contacts
of the bus. Unlike conventional buses, in which signal lines include Address, Control,
and Data for the bus, the signal lines of the Morphing Bus only include Data lines.
Because the Morphing Bus is a multi-parallel bus, and because of its point-to-point
connection character as mentioned earlier, each wedge does not need the address
assigned by the CPU dynamically, so the Morphing Bus does not need the Address
lines. This is the advantage of the Morphing Bus over other busses currently used for
embedded systems. The Control lines are mainly for the arbitration of a bus, but the
Morphing Bus does not require arbitration, because it is non-time-multiplexed.
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Plug and Play functionality
The Morphing Bus, as we have implemented it, does not provide plug-and-play
(PnP) functionality. We chose not to implement PnP because it requires bus interface
circuitry, the removal of which was a key aspect of our development eﬀort. However,
this was just an engineering choice to create a very streamlined and elegant bus. The
new multi-parallel bus paradigm, described in Section 4.3, is not dependent on this
detail. Therefore, it is possible to implement PnP functionality in the Morphing Bus.
There are many ways to implement PnP in the Morphing Bus, and we sketch out
a simple example here. Perhaps the most straightforward method is to daisy-chain
identiﬁcation signal lines through the wedges. Daisy-chaining allows each wedge to
intercept a query packet from the baseboard and either reply to the baseboard or
forward the query to the next wedge. Two additional uni-directional signal lines,
one for ID transmit and one for ID receive, can be added to the utility bus that
passes straight through the entire wedge stack, similar to the power and ground
lines. The PnP needs the speciﬁc query circuitry on the peripheral side of the bus
and arbitration part on the CPU side of the bus. One line of the PnP is used to
transmit the command from the “PnP” commander in the baseboard; another line is
used to receive the response from the diﬀerent peripherals. Fig. 4.16 demonstrates a
conceptual way in which the problem can be satisfactorily addressed.
Fig. 4.17 shows the speciﬁc recognition and arbitration processes. Assume there
are N peripherals on the bus. First, the PnP commander sends the query request to
the 1st peripheral. If the commander does not receive the acknowledgement (ACK)
from the 1st peripheral, it will re-send the query request to it until it receives the
ACK. After the commander receives the ACK from the 1st peripheral, it will send
the mark information to this peripheral, meaning this peripheral is the ﬁrst. Second,
after the 1st peripheral receives the mark, it will transfer the query request from
the commander to the next peripheral. The ACK and mark process are the same
as the 1st peripheral, so the 2nd peripheral will receive the mark information from
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Fig. 4.16. Using two extra lines to achieve Plug-n-Play function.

commander as well. Third, the transfer process between successive peripherals will be
repeated until the Nth peripheral receives the mark information from the commander.
This indicates the whole PnP query process has completed.

4.5

Static Reconﬁguration Tool
To simplify system conﬁguration and provide the static reconﬁguration for the

Morphing Bus, we have designed an automating conﬁguration tool called MorphAhead.
MorphAhead contains a database containing a library of modules coded in VHDL
format, that have been individually compiled and tested. The devices are connected
to the bus prior to deployment, and the order in which they are connected can be
selected. This information is used to generate a top-level system design ﬁle and a user
constraint ﬁle. MorphAhead automates this cumbersome task that otherwise would
have to be performed manually. The ﬂowchart in Fig. 4.18 illustrates the working of
the tool in generating the conﬁguration ﬁles.
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Fig. 4.18. Software conﬁguration ﬂow chart.

Fig. 4.19 shows the graphical user interface of MorphAhead. It consists of two
panels. The left panel displays the list of available device types that can be connected.
The right panel lists speciﬁc devices that can be connected to the bus according to
the user conﬁguration requirement. Modules can be selected from the database and
added to the current bus conﬁguration. By clicking the “Add Device” button, new
modules can be added to the device database and the modiﬁed devices list can be
saved through the “Save Devices” button. The “Generate” button can help the user
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produce the top level design ﬁle “.vhd” and the pin mapping “.ucf” ﬁle, as well as
the port maps that can be imported in Xilinx ISE development environment.
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Fig. 4.19. MorphAhead GUI.

4.6

Experiment And Veriﬁcation
To verify the functionality and the feasibility of the Morphing Bus, we have imple-

mented the Morphing Bus on a miniature robotic system − TerminatorBot [85], [86].
Moreover, using MorphAhead, the beneﬁt of the Morphing Bus about reconﬁguration
eﬃciency with respect to reduction of conﬁguration time is illustrated.

4.6.1

The Morphing Bus in TerminatorBot

The Morphing Bus is currently being designed for use in TerminatorBot, shown in
Fig. 4.20, which is a soda-can sized robot designed for search and rescue deployments.
The base board contains the Virtex-4 FPGA, Platform Flash PROM to store the
initial conﬁguration for system boot-up, 32 MB of RAM, UART, and connectors to
start oﬀ the bus [87].
The peripheral boards, such as Motor Wedge, ZigBee Wedge, Camera Wedge etc.,
are stacked up and take the form of a spiraling staircase. The whole structure is
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(a)

(b)

(c)

Fig. 4.20. TerminatorBot Morphing Bus spiraling structure. (a) FPAG
base board. (b) Five wedges are connected to the baseboard, build up
a chain where every wedge is connected to the previous. (c) The whole
TerminatorBot by using Morphing Bus.

enclosed in a plastic wrap (cover) to maintain rigidity. For this version of TerminatorBot [88], we used a 50-bit Morphing Bus. Three motor wedges, one ZigBee wedge
and one camera wedge were installed on the bus. The motor wedges took PWM
outputs and provided encoder counter inputs. The ZigBee wedge had four SPI serial
signals and one reset signal. The Camera wedge used two I2C signals and eight data
lines. After these peripherals were connected, there were still 6 pins available on the
bus, which could use other sensor wedges such as GYRO and Accelrometer.

4.6.2

Eﬃcient Reconﬁguration

We connected the modules in various permutations. Then, using MorphAhead,
we generated the user constraint and top-level ﬁles. With these ﬁles, we programmed
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the FPGA and tested that all the peripherals on the bus were working as expected
for the diﬀerent device orderings. The user is not required to write any HDL code,
as the entirety of the program is automatically generated. Therefore, the tool frees
up a signiﬁcant amount of time and eﬀort (30 seconds with MorphingAhead VS 10
minutes without MorphingAhead) that it would otherwise have taken to conﬁgure
the Morphing Bus. By simplifying this process, robotic operators on the ﬁeld can
now rapidly deploy robots with diﬀerent conﬁgurations, even if they may not know
about FPGA reconﬁguration.

4.6.3

Signal Frequency and Wedge Limitation

An embedded system places a size limiting constraint on the implementation. This
explicitly translates into maximum number of wedges (peripheral components) that
can be used. Because of the size limitation as well as the typical maximum number
of peripherals used, in our testing TerminatorBot environment the number of wedges
was chosen to be 7. In order to obtain the maximum bit rate of the Morphing Bus
we have conducted a series of experiments aimed at monitoring signal ﬁdelity across
multiple connected wedges. The intent for the Morphing Bus is to be used to connect
peripheral components, such pressure sensors, motors, or low resolution cameras, that
typically do not operate at high bit rates (< 100 kbps or 50 kHz), though encoder
counters often allow signals up to 4 MHz. As such we have analyzed the performance
of the Morphing Bus for bandwidths of 100 Hz up to 20 MHz. For measurement
purposes, the input signal was sinusoidal with a magnitude of 5 volts peak to peak
(majority of peripheral components use 5-volt signals).
The values of wedge resistance and capacitance limit the performance of the Morphing Bus, such as the magnitude and the phase shift of the signal. The resistance
and capacitance of 7 wedges of the Morphing Bus, measured at 5 V, were 1.5 ohms
and 4.9 nF respectively. These results are closely matched by the values obtained
from analysis of the Bode plot shown in Fig. 4.21.
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of 5 (V).
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Further analysis of the Bode plot reveals that for frequencies of up to 50 kHz (the
equivalent of 100 kbps) there is no noticeable change in the amplitude nor the phase
angle. For frequencies up to 500 kHz (1 Mbps) the output amplitude decreases up
to 2% with phase of less than 5 degree. Increasing the signal frequency to 3 MHz (6
Mbps) results in output signal attenuating approximately 3.5% with corresponding
phase of 10 degrees. At a frequency of 10 MHz (20 Mbps) the output signal suﬀers a
loss of 6% with a phase change of just under 20 degrees. Considering the maximum
stack size of the Morphing Bus is 21 wedges (at only 2 pins per wedge), a very
conservative bit rate of 6 Mbps would still be compatible with the performance of
presently used busses such as I2C [89], which is one of the most commonly used
busses for sensors in the embedded systems area. 20 − 40 Mbps is well within the
45-degree, 3 dB margins of most rules of thumb for most practical Morphing Bus
stacks.

4.7

Summary
This section describes the Morphing Bus, a new bus speciﬁcation based on a novel

multi-parallel bus paradigm. The Morphing Bus permits multiple, simultaneous data
channels to diﬀerent peripheral devices; as such, it is a non-time-multiplexed standard.
Moreover, because it permits data bits that can be sent through multiple wires in
one channel at the same time, it is a space-multiplexed standard. Furthermore, the
Morphing Bus is designed in such a fashion that it does not require a separate bus
interface circuitry on the peripheral side. Instead, the conversion logic is incorporated
into the bus interface only on the processor side, which ensures that peripherals can
be directly connected to the bus. This prudent design paves the way for integrating
analog and digital signals into a single bus paradigm.
A conﬁguration management tool, MorphAhead, was designed to simplify the task
of setting up the system. The conﬁguration setup ensures that each device is correctly
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identiﬁed and the appropriate signal processing can be performed inside the FPGA.
This obviates the need for interface logic at the sensor end.
To verify the functionality and the feasibility of the Morphing Bus, we have implemented the Morphing Bus on TerminatorBot. Moreover, we veriﬁed the simplicity
of the use of the Morphing Bus by showing that operations such as adding, removing,
or swapping peripherals can be performed without prior programming experience.
Finally, we have determined that the bit rate of our Morphig Bus implementation, ﬁt
with 7 wedges, is at least 20 Mbps.
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5. DYNAMIC SELF-ADAPTATION IN REFRESH
5.1

Introduction
With the explosion of System-on-Chip (SoC) technologies and reconﬁgurable hard-

ware architectures, desire for a new method of developing on-demand, self-adaptive
applications by swapping reusable modules is appearing [90]. The overall performance of such reconﬁgurable systems is closely related to the on-chip communication
architectures since they can be used as an interconnection backbone for modules,
providing a plug-and-play style of modularity to facilitate system integration [91].
Thus, a modules interconnection architecture for better partial dynamic reconﬁguration (PDR) performance and scalability of systems is critical and required.
Partial dynamic reconﬁguration implies that functional blocks of logic within a
FPGA can be moved around at runtime without aﬀecting the computation within
the logic blocks that are stationary. This functionality depends on the ability to dynamically re-program sub-regions of the FPGA fabric and the ability to dynamically
re-program the routing of signals between logic blocks. The Xilinx Virtex FPGA
provides the ability to dynamically re-program sub-regions while this section focuses
on a hybrid mechanism to eﬃciently and dynamically re-route signals.
There are many prominent eﬀorts devoted to tackling component communication
issues, and several diﬀerent architectures have been proposed. The simplest and most
basic mechanism is the cross-point switch or crossbar. The crossbar is intuitively obvious and straightforward to implement and provides very low latency but consumes
large blocks of interconnection resources to ensure full coverage. As a result, various bus-based architectures [92–94] and Network-on-Chip (NoC) architectures [95]
have arisen to simplify the problem. Bus-based architectures provide generic infrastructure for interconnection among modules that consume a ﬁxed fraction of rout-
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ing resources. [92] uses on-chip buses provided by the vendor, Processor Local Bus
(PLB) [96], to facilitate integrating a set of user-deﬁned modules. [93] and [94] present
local customized module interconnect buses, which allow for module communication
on the same bus segment without causing congestion to the rest of bus [97], to increase
the bus ﬂexibility. However, the speciﬁc bus architecture still faces the problems of
wasting long line routing resources and scalability limitations [91], and the reconﬁguration performance concerning latency is non-deterministic because of strict and
complex bus arbitration and scheduling mechanisms.
To date, focus on interconnecting processing components is increasing on NoC
architectures to decrease the utilization of interconnect resources which produces
a disadvantage in comparison to bus-based architectures due to the use of packetswitching. A NoC router is presented in [95] that exhibits high connectivity by taking
advantage of abundant built-in reconﬁgurable logic and routing resources. However,
only a static and speciﬁc interconnection topology of NoC can map tasks eﬃciently.
On the other hand, if the conﬁguration changes, the mapping, which is provided
by a static topology, can reduce the NoC performance signiﬁcantly. Moreover, the
networked components occupy signiﬁcant reconﬁgurable resources and the bitstream
size will accordingly increases, which will cause an increase in the conﬁguration time
overhead [98, 99].
To this end, we identify three primary challenges with the design of a hardware
module interconnect architecture for PDR based on the analysis above that must be
overcome:
1. Providing a routing resource reuse mechanism and decreasing re-routing resource utilization.
2. Exploring a standard interconnect interface and improving the interconnect
ﬂexibility of reconﬁguration mapping.
3. Exploring a modularization method to make the interconnect architecture with
latency determination and with decreased reconﬁguration time overhead.
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What the above boils down to is combining the strengths of the crossbar, busbased and NoC mechanisms while minimizing the drawbacks. To achieve this, we
propose the Morphing Crossbar, a hybrid mechanism that combines the speed of
point-to-point interconnect with the compactness of bus and NoC approaches.
Point-to-point interconnection, due to its deterministic latency and performance
resulting from non-shared channel components, provides a solution to the reconﬁguration time overhead and non-deterministic problems stated above. Using on-chip
switches of regular topology to construct a crossbar switch has been proven an effective method to map conﬁguration in hardware dynamically [100, 101]. Likewise,
merging with an ingenious circular routing mechanism employed by our Morphing
Bus for external peripheral interconnect lowers resource requirements. Therefore, in
this chapter, by combining point-to-point crossbar with bus-based interconnect, we
investigate a new components interconnection architecture that maintains the low
reconﬁguration latency of the crossbar while minimizing the utilization of routing
resources like a bus. This architecture is named the Morphing Crossbar. The
modules connected with the Morphing Crossbar have a uniﬁed standard interface,
which has the similar concept in our previous work for static reconﬁguration. Based
on this standard interface, we can safely separate each module into two parts: the
functional part which includes the design logic of the module and the interconnection
part which contains information about the module dependency information. The separation of a module enhances the possibility of reusing modules in other applications.
Furthermore, to change the conﬁguration of a system by swapping modules, we only
need to replace the interconnection part and keep function part constant.
Morphing Bus inspired the standard interface concept and circular routing of the
Morphing Crossbar. Morphing Crossbar enables the integration of software and hardware modules. Moreover, software modules migration approach increasingly supports
software/hardware co-design.
The rest of this section is organized as follows. Section 5.2 describes the details
of the Morphing Crossbar architecture. Section 5.3 presents the details of software
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module migration design. Section 5.4 evaluates the Morphing Crossbar with respect
to PDR time overhead and routing resource utilization. Then Section 5.5 analyzes
routing complexity. Finally, we summarize this section in 5.6.

5.2

Hardware Self-Adaptation: Morphing Crossbar
We developed the Morphing Crossbar architecture to provide a novel module in-

terconnection architecture for enabling PDR. Inspired by the Morphing Bus structure
that ensures a sensor or actuator point-to-point connected to its interface and processing module inside the FPGA, for each hardware modules, we design a uniﬁed
standard interconnect interface as external Morphing Bus concept to guarantee the
deterministic performance and latency. Based on such uniﬁed and standard interface,
we separate each module to function part and interconnection part, called “wrapper”.
The processor determines the direction of data ﬂow across each interface line of the
wrapper, but the same line can be reused when a diﬀerent module is added or removed, or modules are swapped so that the re-routing resource could be saved. Also,
since the standard interconnect interface enables just change wrapper part to achieve
reconﬁguration, it could decrease the size of the partial bitstream and then reduce
the reconﬁguration time overhead.
Concerning another design goal of ﬂexible mapping system conﬁguration into
hardware, a crossbar switch is desirable within the FPGA as it permits the interconnection of any module and I/O with others. However, as stated in Section 5.1,
implementing full crossbar matrices is ineﬃcient as few of potential connections are
used. Hence, the Morphing Crossbar architecture presented here includes a reconﬁgurable local crossbar. It provides an eﬃcient hardware solution for achieving the
ﬂexibility of modules interconnection.
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5.2.1

Standard Interface: Wrapper

For each module, to decrease the reconﬁguration time overhead and reuse routing
resource, it is possible to split the logic into one part that is responsible for the
data ﬂow and reconﬁguration control and another part that is in charge of the data
processing (functional). The former part information is embedded into the wrapper,
and the wrapper is connected to the corresponding latter module. The wrapper
provides the ﬂexibility to add and remove modules inside the FPGA. By only changing
the wrapper, while making no change to the functional part, we are able to swap
modules in/out instead of replacing the whole module. This decreases the bitstream
size and then saves the reconﬁguration time.
Fig. 5.1 shows the connection diagram in which Morphing Bus structure is replicated internally. Every device on the external bus is directly connected to its processing hardware inside the FPGA. There is a point-to-point correspondence between an
actual sensor or actuator and the corresponding controlling FPGA module. We use
this property along with dynamic FPGA reconﬁguration to maintain the connections
even when the modules are moved around on the external bus. Hence, the system can
be modularized. The FPGA is divided into virtual slots, each of which is dedicated to
the control or processing circuitry of a device. The Morphing Crossbar runs through
all the modules and ends at the FPGA boundary, connecting to the external bus.
System initialization consists of ﬁlling these slots, with conﬁgurations, in the same
order that the devices are connected to the external bus. This symmetry format is
necessary for the Morphing Crossbar to establish the correct connections and eases
to reuse of routing resource.
Another problem arises if the devices on the external bus are connected in a
diﬀerent order while the system is in operation. The solution to this situation is similar
to the above case; namely, symmetry has to be maintained. Thus when we move the
modules on the external bus, we need to move around the corresponding modules
inside the FPGA such that both movements are identical. This is demonstrated
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Fig. 5.1. Morphing-Bus-like standard interface of the Morphing Crossbar.
(a) when the external boards are plugged into the base board, through
local crossbar, the responding internal modules interconnect together. (b)
the same external boards when swap boards order, the responding internal
modules interconnect will change also.

in Fig. 5.1. In Fig. 5.1(a), There is a direct connection between the devices and
the modules. In Fig. 5.1(b), the devices are interchanged, and as a result of the
connections at the FPGA interface also change. By swapping the position of the
modules inside the FPGA, we re-establish the point-to-point communication between
the devices. This guarantees the deterministic reconﬁguration time overhead.
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5.2.2

Reconﬁgurable Local Crossbar

While modules are swapped in/out of a system, the functional modules inside
the FPGA should be connected to or deleted from the Morphing Crossbar standard
interface. The changed inner modules are able to interconnect or disconnect with
existing modules and communicate with each other to form the processing chain
to meet the requirements of various applications. To manage this process, fabric
for dynamically rerouting and re-mapping is needed, termed Reconﬁgurable Local
Crossbar.
The reconﬁgurable crossbar is responsible for generating the connecting positions
of signal lines of each module, which adapts to the feedback among modules. In
detecting when the modules are added or removed under the current module interconnection architecture, this crossbar is invoked and according to the real time signals
interconnect strategy to implement the re-routing. Re-routing is a process of generating modules interconnect relationship, which is responsible for generating addresses
for the output of Morphing Crossbar based on the standard interface wrapper. To
explain the mapping scheme, we give an instance according to Fig. 5.2 diagram, the
generated re-routing results are shown in Table 5.1 and Table 5.2.

Table 5.1.
Re-mapping before swapping modules (Fig. 5.2(a)).
Modules Addresses of Input Addresses of Output

I

I

W3

Crossbar - in[6:5]

Crossbar - out[6:5]

W2

Crossbar - in[4:3]

Crossbar - out[1:0]

W1

Crossbar - in[2:0]

Crossbar - out[4:2]
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Fig. 5.2. An example to show the Morphing Crossbar addresses remapping.
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Table 5.2.
Re-mapping after swapping modules (Fig. 5.2(b)).
Modules Addresses of Input Addresses of Output

5.3

W3

Crossbar in[6:5]

Crossbar out[4:3]

W2

Crossbar in[4:2]

Crossbar out[2:0]

W1

Crossbar in[1:0]

Crossbar out[6:5]

Software Self-Adaptation: Module Migration

5.3.1

Design Background

Software self-adaptation takes many forms, from the simple to the complex. At
the simplest end of the spectrum is the tuning of parameters. Similar to this is
the turning on/o of pre-compiled software modules. Both of these approaches are
heavily used and important for robotics, but they are not considered here, due to
their ubiquity. Another approach to software self-adaptation is self-modifying code,
which is a form of in-situ compilation. This can be eﬀective, but is hard to verify
and maintain. The focus of this section is on approaches to software adaptation
that involve the migration of veriﬁed code modules that are not pre-compiled into an
existing executable.
A Virtual Machine (VM) is an abstraction layer that allows one machine to emulate another so, for example, a Mac can emulate a PC and run all its software. The
Java Virtual Machine (JVM) took this concept one step further after the realization
that if one particular machine could be emulated by every other machine, it would
become a universal target for code migration. The JVM was conceived as an eﬃcient
new instruction set implementation for the web that could be emulated on every other
architecture. With a common machine language on every web user’s local machine,
full portability of code has been realized. A similar goal has been set for CPS.
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The JVM employs Java bytecode instructions, a type of intermediate instruction
set that easily translates to other machine languages, to encode Java programs. Nominally, the JVM interprets these bytecodes on the ﬂy to allow the Java programs to
run on a wide variety of hardware architectures. (Most modern implementations now
use some form of local compilation.)
The Embedded Virtual Machine, proposed by Mangharam [102], is a broader concept that goes beyond simply addressing the diﬃculties of virtual machines for embedded systems. The EVM is an architecture that considers the Virtual Component
(collections of sensor/actuator/control components) as a single logical entity and provides programming abstractions at the Virtual Component level, rather than at the
board level. More speciﬁcally, the EVM is the systems software around the embedded
real-time operating system (RTOS) in each node, which facilitates the mechanisms to
parametrically and programmatically control the operation of the node at runtime. It
enables the control logic to dynamically assign tasks to controllers at runtime through
task and network slot migration, partitioning and reallocation. To eﬀect code migration in a heterogeneous environment, the EVM does employ an interpreted virtual
machine, but the bytecodes focus on task control and intertask communication as
opposed to operational instructions.
ReFrESH is a type of EVM. It does not have a single node perspective of operations to single visualized processor on a particular node, but rather maintains
coordinated operation across a set of nodes in the system. Also, through object
code snippets, the modules, whether software modules or hardware modules, are precompiled for each platform, such as ATmel, PowerPC, and FPGA. By installing these
corresponding object codes into the speciﬁc location, the modules can be linked to
the system. Then we can deal with software and hardware modules in the same way.
Therefore, ReFrESH not only supports runtime software adaptation that download
pre-compile various code modules and hook them into operating system, but also
supports dynamical hardware adaptation, which expands the scope and ﬂexibility of
adaptation.
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5.3.2

Module Migration Design

Module migration refers to the runtime software downloading and installation
(SDI) of reusable software modules, that are not compiled into the existing executable
running on an embedded system. This requires support from both the operating
system and the communication subsystem. The E-PBO programming framework
and ReFrESH-RT provides a sound basis for task migration in embedded and realtime systems because it encapsulates the methods needed to control periodic and
non-periodic tasks into a uniform programming interface that is easily ported.
E-PBOs are object-oriented software modules based on port-automaton. PortBased Objects have input ports, output ports, and resource ports and process data
from input to output as a result of a speciﬁc event. The event is nominally a periodic, time-based trigger, but can also be an aperiodic trigger, such as an interrupt.
Associated with each E-PBO is a set of methods that the RTOS calls to control
real-time behavior. These methods include initialization, real-time re-initialization,
starting, stopping, getting internal parameters, and setting internal parameters. Also,
associated with each Port Based Object is a local data structure for internal state.
Port automata can represent a broad class of arbitrary processes, so we will restrict
our attention to tasks based upon them. The processes covered include all types of
ﬁlters, real-time control algorithms, sampled data systems, and any function that
computes outputs based on inputs and internal state at discrete intervals. Given
the uniform structure and encapsulated nature of Port Based Objects implemented
in the ReFrESH-RT operating system, it was only necessary to add functionality to
download code dynamically, link and locate that code dynamically, and provide hooks
to the internal OS thread structures.
Every embedded system requires some method to download code during development and ours is no exception. We generally use Intel hex ﬁles to download code to
our microcontrollers, so it was natural to use the hex ﬁle structure to implement code
migration in ReFrESH-RT. The format is simple and eﬃcient to implement in real-
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time, it works on both lossy RS-232 and packet-based networks, it’s easy to control
with an ASCII terminal, and the limited address range is not a problem compact,
real-time tasks. (ELF or another, more modern, ﬁle format could be used, but hex
ﬁles work well from very low-end microcontrollers on up.)
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Fig. 5.3. The Hex ﬁle snapshot which shows a pre-compiled software module with oﬀset function pointer and module initialization pointer record
to implement module download and installation.

The standard hex ﬁle speciﬁcation allows for only six basic record types: data,
end-of-ﬁle (EOF), extended linear address, start linear address, and two record types
for Intel segmented addresses for legacy x86 systems. For small microcontrollers
such as the ATmega series, we use only the data and end-of-ﬁle records for normal
downloading. Since hex ﬁles are based on speciﬁc, located addresses, we augmented
the ﬁle record structure to include two commands: oﬀset function pointer and module
initialization pointer. Four conceptual record structures and a snapshot for them in
a ready-to-migrate hex ﬁle are shown in Fig. 5.3.
The oﬀset function pointer record identiﬁes the location of internal function pointers in the code that must be updated. Currently, there is no mechanism to link non-OS
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function calls, so all required subroutines must be included in the migrated object
code. The module initialization pointer is a pointer to the initialization subroutine
that is unique to the Port-Based Object structure. (This subroutine registers the
module with the OS.)
Upon receiving the ﬁle from the network, the OS loads the module into memory
(ﬂash memory, in the case of the ATmega, which requires buﬀering the program code
in SRAM and breaking it into 256-byte blocks) and spawning the Port-Based Object.
At this point, the module is installed and initialized and ready to run, which means
the infrastructure has done its job. The use of this new task must be turned over
to an intelligent conﬁguration manager, which must connect the input, output and
resource ports appropriately.

5.4

ReFrESH Dynamic Reconﬁguration Time Overhead Analysis
In this section, the reconﬁguration time overhead we considered is the comprehen-

sive reconﬁguration time at system level, which is related to 3 phases. It considers all
the modules participating in the reconﬁgurations process, starting from the external
memory from which the processor fetches the bitstream until the bitstream has been
loaded into a certain segment in the conﬁguration memory of the FPGA. The model
is shown in (5.1) [103]:

T = TF P + TP H + THC = fs × (n + 1) × 3.66 × 10−3 ms

(5.1)

Where TF P : FLASH-Processor, is the time to fetch partial bitstream of microprocessor; TP H : Processor-HWICAP, is the time to write partial bitstream from microprocessor to HWICAP BRAM; THC : HWICAP-Conﬁg, is the time to load bitstream
from HWICAP BRAM to FPGA conﬁguration memory; fs is the frame size in bytes
of the corresponding FPGA, for Virtex-5, fs equals 164 bytes; n is the number of
conﬁguration frames.

96
The THC can be calculated using (5.2) provided by Xilinx [104]. For example, in
our case, if we are swapping in a NC module, the bitstream length of it is 14Kb, so the
FPGA implementation took 36us to load. In order to verify the proper of this value,
we also used logic analyzer provided by Xilinx, called ChipScope to capture the ICAP
signal and measure the time, as shown in Fig. 5.4. Through the ICAP CE signal
is active during one write transaction from the HWICAP to FPGA conﬁguration
memory, we found it to be 37us, which matches the time that we calculated before.
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Fig. 5.4. Test swapping in and out modules structure. Through adding
or removing NC to verify the Morphing Crossbar.

To show the advantage of Morphing Crossbar to swapping in and out modules, we
use the cost model of (5.1). The comparison results from aspects of used frames and
reconﬁguration time on the same platform (GENESYS board: fs = 164, CPU/BUS
frequency 100M Hz) are illustrated in Table 5.3. From this table, we concluded
that by using Morphing Crossbar interconnect and communication architecture, the
reconﬁguration overhead could be saved between 3.6 times and 8.9 times. However,
we also explore one disadvantage of Morphing Crossbar: when modules need to be
removed, through local crossbar, the system can be re-routed to get rid of the removed
modules; but the functional part of the module is still occupied FPGA areas. In other
words, When the number of removed modules is large, the FPGA is ﬁlled quickly. In
the future, we will research a method to delete function part to save FPGA resource.
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Table 5.3.
Time Overhead Analysis for Diﬀerent Methods.
Method

5.5

I

Frame Numbers Time Overhead(ms)
I

Merged [100]

790

474.8

Snake [92]

493

296.5

Morphing Crossbar
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53.4

Morphing Crossbar Internal Routing Analysis
As an example of the hardware eﬃcient nature of the Morphing Crossbar in a

miniature robotic system, which consists of diﬀerent kinds of sensors and actuators,
the internal routing requirements are considered here.
We implemented the Morphing Crossbar both on Virtex-II Pro and Virtex-5 systems. The Virtex-II Pro has 24 long lines and four tri-state buﬀer (TBUF) long
lines per slice. [100] dedicated 100% of the long lines plus a fraction of the TBUF
lines of every slice to the implementation of their “Merge Dynamic Reconﬁguration”
crossbar switch mechanism across the entire FPGA. In comparison, the Morphing
Crossbar consumes just 14% of the total long lines available and only uses the TBUF
lines for I/O and inter-module communication. Since there are 80 tiles in the vertical
direction, we have at our disposal 80×4 = 320 lines for I/O and inter-module communication. This corresponds to 80 PID motor modules or 25 cameras which are more
than enough lines for a miniature robotic system. On the latest Virtex-5 platform,
because it does not incorporate TBUF, we need to use double bus like structure, so
the routing requirement is 28% for the same functionality.
An additional advantage of the Morphing Crossbar approach is that the amount
of routing used depends entirely on the size of Morphing Crossbar interface which is
directly related to the number and type of devices connected to it. This ability of

98
the bus to statically grow or shrink as per the demand relieves the designer from the
task of pre allocating routing explicitly.

5.6

Summary
We have presented the design of the Morphing Crossbar, which uses the Morphing-

Bus-like interface concept and the reconﬁgurable crossbar inside a single FPGA to
enable partial dynamic reconﬁguration. The Morphing Crossbar allows swapping
in and out internal modules while the system is running ﬂexibly. The experiments
demonstrated the practical feasibility of the Morphing Crossbar and shown that by
using the Morphing Crossbar, the time overhead can be decreased dramatically, and
the FPGA re-routing resource can be saved signiﬁcantly. Therefore, the larger virtual hardware resource can be implemented using the limited physical reconﬁgurable
FPGA hardware through the Morphing Crossbar, which is suited to miniature USAR
robots whose small size limits the number of actuators, sensors, computational capacity and battery capacity. Moreover, we are developing a self-adaption framework
which supports both hardware and software adaptation. The Morphing Crossbar
is an eﬃcient way to execute the PDR, and combining with the software migration
method in this framework, the Morphing Crossbar is scalable to any combination of
modules.
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6. SELF-SYNTHESIS OF NOVEL SOLUTIONS IN
REFRESH
In this chapter, we present two mechanisms of synthesizing novel solutions in ReFrESH, which are (1) brute force method; (2) ontological semantics method. To
illustrate mechanism clearly, we begin the formalism of the problem in Section 6.1.
Then, the details of brute force decision making process is demonstrated in Section
6.2. Section 6.3 lays the groundwork research on ontological semantics framework
to help ReFrESH synthesize novel solutions. Section 6.4 demonstrates the process
of using ontological semantics framework to synthesize novel solutions. Finally, we
summarize this chapter in Section 6.5.

6.1

Formalism of the Problem
We formally deﬁne the problem we should address with the proposed decision

making and system maintenance mechanism:
• R = {R1 , R2 , · · · Rn } shows a collection of n robots in a system, where Ri
represents a single robot in a system.
• Ri = {RE, SS, AS, CS}, a robot Ri is modeled by:
– RE The set of resources on a robot, such as node computation capability,
power capacity, communication methods.
– SS The set of sensor schemas a robot contains. For example, eye-in-hand
CCD camera schema, laser range ﬁnder schema.
– AS The set of actuator schemas a robot has. For example, DC motor
schema, RC motor schema.
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– CS The set of computation schemas a robot has. For example, image ﬁlter
schema, template matching schema.
• T = {SM,

S

(Ri : SSi ),

S

(Ri : ASi ),

S
(Ri : CSi )} denotes the task speciﬁcation

that one robot should achieve and is composed of:
– SM = (S1 → S2 → · · · → Sn → S1 · · · ) is a state machine, Si is one of the
states. SM is executed continuously based on the proper state order and
event-based transition condition of a task. For example, Si  Sj means
that after completing Si and based upon the event condition generated,
the task transitions to Sj .
S
– (Ri : SSi ) shows a group of required sensor schemas on one or multiple
robots (Ri : SSi ) to achieve a task.
S
– (Ri : ASi ) shows a group of required actuator schemas on one or multiple
robots (Ri : ASi ) to achieve a task.
S
– (Ri : CSi ) shows a group of required computation schemas on one or
multiple robots (Ri : CSi ) to achieve a task.
• C = {C1 , C2 , · · · , Cn } gives the conﬁguration search space that helps the decision maker choose the optimal task conﬁguration, where Ci is one of the
generated feasible task conﬁguration candidates.
Ci = {Component1 , Component2 , · · · Componentn } is an assembly of the required modules of all the schemas that are deﬁned in the task speciﬁcation
T.
• PT deﬁnes a task conﬁguration quality function, which enables the decision
maker to determine whether a conﬁguration satisﬁes the task requirement or
not. Two types of system performance are considered in the quality function:
– PN Fk is the non-functional performance of a system. It measures utilization of the kth resource on a robot, such as the power consumption or
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computational requirement. If utilization is less than the remaining capacity of the resource, the requirement of the system is satisﬁed, else it is
not. Thus, PN Fk is a binary value:

PN Fk =

⎧
⎪
⎨1, resource k requirement is satisﬁed

(6.1)

⎪
⎩0, otherwise
– PFj is the functional performance of a system which measures system performance according to the jth task-related metric, such as distance given to
a target or template matching error. The task-related metrics are threshold values that are deﬁned by the application designer. If PFj is larger than
the threshold for that metric, the requirement of the system is satisﬁed,
else it is not. Thus, PFj is a binary value as well:
⎧
⎪
⎨1, metric j requirement is satisﬁed
PFj =
⎪
⎩0, otherwise

(6.2)

To determine the feasibility of a conﬁguration in the search space, Equation 6.3
is used. If PT = 1, the conﬁguration on this robot is valid and satisﬁes the
system requirement; otherwise, the conﬁguration is invalid and does not satisfy
the system requirement.

PT =

n
Y
k=1

!
PN Fk

\

m
Y
j=1

!
PFj

=

⎧
⎪
⎨Satisf y,

1
(6.3)

⎪
⎩
N ot satisf y, 0

• Given a feasible task conﬁguration search space C, we deﬁne a utilization function U til(Ci ) for each Ci ⊂ C. We again consider this function in two parts:
– U tilN Fk (Ci ) measures the resource cost of Ci , such as power consumption
and computational requirement.
– U tilFj (Ci ) measures the task-related functional cost of Ci , such as distance
to a target.
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– The total utility function U til(Ci ) is the weighted summation of all U tilN Fk (Ci)
and U tilFj (Ci), with the weighting parameter α deﬁned by the application
designer, as shown in Equation 6.4:
U til(Ci ) = α

n
X

U tilN Fk (Ci ) + (1 − α)

m
X

U tilFj (Ci )

(6.4)

j=1

k=1

For the decision making process, we should choose the conﬁguration in the search
space which is the best ﬁt for the current situation by:
minimize
Ci

subject to

U til(Ci )
m
Y
j
n
Y

PFj = 1; j = 1, · · · , m.

(6.5)

PN Fk = 1; k = 1, · · · , n.

k

6.2

Brute Force Method
To increase the reliability of task completion for a system (single robot or multi-

robot), based upon ReFrESH, we propose a mechanism that consists of three main
steps as shown in Table 1.
In ReFrESH, an architecture model (components and their interconnections) is
maintained as a tree data structure. Each module speciﬁes its domains, such as
the schemas it belongs to and which robots it can be instantiated on, as shown in
Fig. 6.1. We can retrieve the alternatives of a component easily from its cousins in
the same subtree. For example, in Fig. 6.1, component M2 and Mp−1 have the same
parent sensor schema SSj , so M2 and Mp−1 can only be instantiated either one in
a conﬁguration Ci , but they are interchangeable; also, M2 has two children robots
R1 and Rn−2 , so M2 can be instantiated on either R1 or Rn−2 . Therefore, if we
should modify Mp−1 to M2 in Ci , it generates two cases: instantiate M2 on Rn−2 or
instantiate M2 on R1 which means the Ci on Rn−2 is a coalition of R1 and Rn−2 .
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Table 6.1.
ReFrESH-Mod working process
Input:
1. (T, R)
2. Ccurrent = {Component1 , Component2 , · · · Componentn }
1. Monitor the performance of Ccurrent based on Equation 6.3.
If PT = 1, keep monitoring the Ccurrent until it does not
satisfy the performance requirement.
2. Determine the faulty module Componenti in Ccurrent .
3. Synthesize the task conﬁguration search space C for task T
based on Equation 6.1 and Equation 6.2.

6.2.1

Decision Making Phase 1: Monitor Running Conﬁguration

In this research, we focus on the scenario in which each robot accomplishes the
same task with or without assistance from other robots. Therefore, given task T , a
collection of robots R and current running conﬁguration Ccurrent , ReFrESH is able to
execute the ﬁrst phase of decision making: Decide whether the system conﬁguration
satisﬁes the task performance requirement. We used the Visual Servoing example to
illustrate the process of ReFrESH-Mod. Its initial conﬁguration is shown in Fig. 6.2.
Each E-PBO EV runs at the same frequency as its E-BPO EX, which is predeﬁned
by the application designer. Although the outputs of all EVs are connected to the
non-functional and functional performance buﬀers in the management unit (as shown
in Fig. 6.2), based upon the application, the user can choose which task-related parameters should output to ReFrESH. For example, in the sample task conﬁguration in
Fig. 6.2, the power consumption EVpower of each module updates to the non-functional
performance buﬀer and the output θd and deviation EVdif f of component “TrajGen”
update to the functional performance buﬀer. With all values available in two buﬀers,

104
-----,

r1

I
I
I
I
I
I
I
I
I

T

T

ioSM

SS

AS

CS

1

I
I
I
I
I
I
I
IL _______ _

AS1

ASi

SS1

SSj

CS1

CSk

------,

r-1

I
I
I
I
I
IL _______ _

M1

M2

M3

Mp-2

Mp-1

Mp

I
I
I
I
I
I
___ I

Ci

-------,

r1

I
I
I
I
I

I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
___ I

R1

R2

R3

Rn-2

Rn-1

Rn

L..

I
I
I
I
I
I
___ I

R

Fig. 6.1. System architecture model database in the form of tree data
structure.

based on Equation 6.1, Equation 6.2 and Equation 6.3, “Self-Reﬂection Evaluator”
(in Fig. 6.2) can evaluate and determine whether the performance of a conﬁguration
for a task violates the requirement or not. If the Ccurrent satisﬁes the performance
requirements, ReFrESH keeps monitoring the Ccurrent ; otherwise, the cause of the
performance degradation should be located, which is illustrated in the next section.

6.2.2

Decision Making Phase 2: Locate Faulty Component

Currently, the mechanism we propose here only handles the situation in which a
single component causes performance degradation; two or more components simultaneously aﬀecting the task performance will be addressed in future work. Therefore,
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Fig. 6.2. A sample conﬁguration built by E-PBOs which is running in
ReFrESH.

we assume that only one module has a fault when the conﬁguration violates the
performance requirement and so we need to locate this component.
Even if we only consider one fault, suppose we have n components and each of
them has m alternatives, the search space is O(nm ) by using brute force method. It
shows the brute force is feasible for a system which has small number of modules and
their alternatives. However, if the number of modules is large, the brute force method
is intractable.

6.2.3

Decision Making Phase 3: Find an Optimal Conﬁguration

The faulty component found in Phase 2 can be seen as the seeding. In other
words, the new system conﬁguration candidates for a task can be synthesized by only
modifying the seeding module and an optimal conﬁguration exists in this candidates
search space.
As presented in Chapter 3, E-PBO uses the port automata theory such that one
component’s connection (communication) to other modules is restricted to its variable
input ports and variable output ports. Thus, given the output(s) of the component
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that feeds into the seeding module and the input(s) of the module that is fed by
the seeding module, by parsing the inputs/outputs of a set of modules, new combo
modules (a new “module” which has the same inputs/outputs as the seeding module,
but is a combination of more than one module) are generated. In this case, though the
modules search space is reduced by ﬁnding a seeding module, due to the uncertainty
of the number of combo modules, the module search becomes intractable. Therefore,
besides seeding, we also add a constraint to limit the number of modules in a combo
module. For example, as shown in Fig. 6.2, since the outputs of the Dehazer module
match the inputs of the SSD module, an Enhanced SSD module composed of the
Dehazer and SSD can replace the single SSD module. However, since the Dehazer
output matches its own input, the Dehazer could be cascaded together inﬁnitely. In
this case, the system would get stuck in this phase and will not arrive of any decision.
For this reason we currently limit the number of modules in a combo to two.

6.2.4

Case Study of Brute Force Decision Making

To date, we have implemented ReFrESH-Mod within ReFrESH to increase the
reliability of a two-robot system. This mechanism is validated through accomplishing
a visual servoing task by a two-robot system. The performance metrics we considered here are (1) non-functional performance: power consumption PN Fpower , and
(2) functional performance: deviation in pixels from the target to the center of the
image PFdif f . Thus, staying consistent with the formalism in Section 6.1, the performance of a conﬁguration for the task (PT ) and the utilization of a conﬁguration
(U tilC ) are determined according to Equation 6.6 through Equation 6.10. To point
Pn
out,
i=1 PN Fpower (Mi ) is the summation of all the power consumption of modules
(Mi ) in a conﬁguration C; 20 is a user deﬁned threshold that is normalized in (0,
100) and shows the tolerance of leftover power in a system to guarantee performance;
Loctarget is the horizontal location of the detected target in the picture frame, where
(0, 0) is deﬁned at the center of the image; 30 is the user deﬁned maximum allowable
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deviation of pixels from the target to the image center along with horizontal (X) axis;
and U tilN F power shows the overall power utilization in a conﬁguration.

PT = PN Fpower

\

PFdif f

(6.6)

where,

PN Fpower =

⎧
P
⎪
⎨0, 100 − n PN Fpower (Mi ) ≤ 20
i=1

⎪
⎩
1, otherwise
⎧
⎪
⎨1, ||Loctarget || ≤ 30
PFdif f =
⎪
⎩0, otherwise
U tilC = 0.5 × U tilN Fpower

(6.7)

(6.8)

(6.9)

where,

U tilN Fpower =

n
X

U tilN Fpower (Mi )

(6.10)

i=1

Given the above equations, a robot running ReFrESH can incorporate the power
consumption and target deviation information into the decision making and system
maintenance process for the visual servoing task.

Fault Detection and Location
To test the methods of fault detection and fault location, we created an alternative
for each E-PBO as shown in Fig. 6.2 except for HexM an, such as camReader alt,
SSD alt, T rajGen alt. We deliberately injected error into the system by adding
noise into the CamReader module while the leftover power of system is 90, which is
greater than 20, thus, according to Equation 6.10, PN Fpower = 1. We run a total of ﬁve
trials under the exact same hardware and software conﬁguration settings. Due to the
injection of noise in the image, the template matching module sum-squared diﬀerence
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(SSD) generates the location of target with larger error. This error propagates to the
following modules and aﬀects system performance. As shown in Fig. 6.3, after the
noise is injected in the camReader module, around 4.4s, the system detects the fault
when the output of SSD is larger than the threshold, so PFdif f = 0. Therefore,
according to Equation 6.6, PT = 0.
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Fig. 6.3. The system error of a HexManipulator executing a visual servoing
task.

After the system fault is detected, a total of 3 test cases are generated by BC:
1. CamReader alt, SSD, T rajGen, HexM an
2. CamReader, SSD alt, T rajGen, HexM an
3. CamReader, SSD, T rajGen alt, HexM an
In this experiment, conﬁguration C = CamReadera lt, SSD, T rajGen, HexM an
satisﬁes the performance requirement, so searching is terminated after ﬁnding the
ﬁrst conﬁguration and returns the component CamReader as the faulty component.
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Synthesize Conﬁguration Candidates and Select an Optimal One
With the seeding module detected in the previous section and given the module
number constraint of a combo module, ReFrESH runs to generate the conﬁguration
candidates and uses greedy search to ﬁnd an optimal conﬁguration. In this experiment, searching in the module database, based on output ports/input ports matching,
two combo modules are constructed:
• CamReader alt + Dehazer
• CamReader + Dehazer
To point out, Dehazer is an image enhancement and noise cancellation module.
Thus, three conﬁguration candidates are generated as shown in the following:
1. CamReader alt, SSD, T rajGen, HexM an
2. CamReader, Dehazer, SSD, T rajGen, HexM an
3. CamReader alt, Dehazer, SSD, T rajGen, HexM an
Next step, an optimal conﬁguration based on Equation 6.10 is generated. The
optimal conﬁguration generated in this case is:
C = CamReader, Dehazer, SSD, T rajGen, HexM an

6.3

Ontological Semantics Framework
Ontology is widely used in web design. However, in robotics, it is limited used.

KnowRob [105] is the pioneer of ontology used in robotics to share knowledge among
robotics community. We explore to use ontological semantics to synthesize novel
solution in ReFrESH in the section.
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Table 6.2.
OntoGen framework
To reason out

To inference out

action procedure

task conﬁguration

Cognition Box

Terminology Box

Knowledge

Task planner

Semantic planner

querying

reasoning in C-Box

inferencing in T-Box

Knowledge
representation

6.3.1

Ontological Framework Design

We called OntoGen for this ontological semantics framework for self-synthesizing
novel solutions. The OntoGen framework is demonstrated in Table 6.2. There are
mainly two parts in the OntoGen framework, ontology knowledge base, and ontological querying mechanism. The ontology knowledge base comprises two separate but
logically connected with Action and Belief (or the eﬀect of a given action) parts: a
cognition box, or C-Box, and a terminology box, or T-Box. The ontological querying mechanism also comprises two parts: a task planner, reasoning in C-Box, and a
semantic planner, inferencing in T-Box.

6.3.2

Representations for Knowledge

There are two categories of knowledge in the ontology knowledge base, factual
knowledge in C-Box and semantic knowledge in T-Box. Roughly speaking, the CBox contains factual knowledge about the state of the environment and of the objects
inside it, with properties enabling special emphasis on cause and eﬀect of a given
action. Thus, it is possible to reason out the action procedure for a given task
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by accessing and exploiting the factual knowledge in C-Box. The T-Box contains
general semantic knowledge about the robotic domain, giving conﬁguration details
of a task solution, which is action procedure known. We present the whole robot
ontology architecture using OWL for knowledge representation and Apache Jena for
inferencing API. Fig.6.4 shows a simple example of our ontology knowledge base.
The T-Box has a hierarchical knowledge representation structure since taxonomy
usually has a lattice structure. This ﬁgure also gives some examples of object and
data properties in C-Box and T-Box, which link classes or data to a given class with
semantical meaning. To save space, we do not expand all the classes in T-Box, which
will be discussed in detail in the following discussion.
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Fig. 6.4. An example of C-Box and T-Box
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Cognition Box
The C-Box represents factual spatial, inherent and functional information about
the robot domain, including spatial position and spatial relations of spatial entities,
inherent shape attributes of objects and functional properties of robot and hardware
component. All the information in cognition box shares one common feature, aﬀect
the eﬀect of the speciﬁc action in the real robotic environment.
The entities in C-Box are perceived and recognized instances or instances known
in advance, such as the perception camera itself. In this preliminary research, we skip
the discussion about the mapping or perception processes, which means to classify
the entities according to some predeﬁned categories, e.g., rooms, robots, and blocks.
We assume any instance in the C-Box is classiﬁed as a class with a unique name
and linked with real time information, such as position data when created in the CBox. [106] illustrate a way to integrate real time-spatial knowledge with a semantical
instance.

Terminology Box
The T-Box stores general semantic knowledge about types and properties of actions, objects, software modules of the robotic domain, giving conﬁguration details of
a task solution, which is action procedure known. Since we only consider manipulation tasks, so as an initial exploration of semantical knowledge about self-adaptation
robots in ontology, we narrow down the scope of classes a robot environment should
have to these ﬁve categories-Belief, Action, Capability, Object and SoftwareModule
and present how these concepts are represented in T-Box. Their relationship is visualized in Fig.6.5. To point out, Robot and HardwareComponent both are subclasses
of Object.
Object: This includes all the physical components of a robot platform, like Robot,
HardwareComponent, Area and ObjectActedOn. The suﬃcient condition for an Object
deﬁned in the OWL ontology is to have hasPosition property, which is an inherent
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attribute. The HardwareComponent taxonomy covers Sensor, Actuator and CommunicationMechanism.
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Fig. 6.5. Relationship between classes in T-Box

• Robot refers to all the robotic agents in the ﬁeld.
• Sensor refers to both those with ﬁxed positions and those with host mobile
robot. Object Property The slave relation stated as a property restriction in ontology between sensors and robots is important, since a CCD camera with ﬁxed
position cannot execute circle scan environment eﬃciently (only can achieve this
task by taking advantage of its host mobile robot system), but the same CCD
camera on a pan-tilt unit can easily achieve aforementioned scan task without
taking advantage its host robot.
• Actuator refers to robot device designed to interact with the environment, including robot peripherals and robot accessories.
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• CommunicationMechanism refers to those robot hardware concerning with communication, such as Bluetooth and ZigBee.
• ObjectActedOn refers to all the physical objects that robots can manipulate and
whose information sensors can perceive.
Capability: It represent the ability of robots to perform certain actions, which,
in other words, is bridge between robots and actions. In our basic robotic environment, there are SensoryCapability, ActuatorCapability, CommunicationCapability
and ComputationCapability as the child elements of Capability. In addition, a speciﬁc
Capability may consist of a series of sub-capabilities.
• SensoryCapability refers to the capabilities to achieve raw information from
sensors.
• ActuatorCapability refers to those physical capabilities to realize a physical action. So these capabilities are realized by host robots.
• CommunicationCapability refers to communicate information with upper controller or with other robots.
• ComputationCapability refers to computation capabilities to convert information, including conversion from raw data to robust data and from one kind of
information to another kind of information, like from relative position to global
position.
Action: Action can consists of sub-actions, since a speciﬁc given action with
common sense meaning may demands several action steps. For each sub-action an
assertion of property hasSubAction between action and sub-action is made. Action
depends on a set of Capability to realize, so the capability dependancies of an action
are speciﬁed using property needCapability and its inverse property isneededCapabilityOf.
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Belief : Belief is a class works as semantical clues describing the basic eﬀect of
Action. To point out, there may be several actions satisfy the same belief, speciﬁed
using property hasBelief. For example, there are two possible actions, Push and
MoveObject to realize belief LocationChange when trying to move a block using a
robot arm. Push means pushing the block on the ground , while MoveObject means
moving the block with a pick-retract-unpick strategy.
SoftwareModule: This includes all the generic software modules to conﬁgure a
real-time robot control program, like E-PBO and Function. In order to realize a give
capability, robot has to possess software modules to control the robot. The software
module dependencis of a capability are speciﬁed using property isneededModuleOf.
Since speciﬁc software module may depend on speciﬁc hardware component or robot,
property dependsOn is used for descibing the dependency.

6.3.3

Synthesizing Novel Solutions in OntoGen

We now begin to demonstrate how the ontological querying mechanism works and
how to query out the action procedure from the C-Box and the task conﬁguration
from the T-Box.

Reasoning in C-Box
As demonstrated above, the C-Box maintains the factual information about the
actual real time state of the robot domain. The task planner in OntoGen framework,
as most task planners do, maintains an internal state from the C-Box and computes
how this state would change when diﬀerent actions are applied(cite 35 of semantic
maps). In the case study section, we implement a simple reasoning algorithm of
the blocks world. To not restrict the potential of our whole OntoGen task strategy
synthesis mechanisms, it is necessary to point out that the reasoning algorithms could
be changeable according to diﬀerent application scenarios of robots. The reasoning
process is speciﬁed using a proper algorithm. By repeatedly comparing the reasoned

116
state with the goal state after an action is assumed to apply and a corresponding
algorithm is deployed, we can get a sequence of actions for our task from the task
planner in Generator.

Inferencing in T-Box
The inferencing in semantic knowledge base, T-Box, returns a set of concepts that
are needed for solving a given task or mitigating a known fault. As mentioned in the
description of T-Box, there are property restrictions with logical meaning between
diﬀerent classes. Thus, it provides a way to query out a series of classes with logical
relation inferring the information to synthesize solutions for a given task. Starting
from beliefs, it can be known that which actions can realize the given belief by querying like “Action and hasBelief some Belief”. Thus, we get all the small actions we
should take including their sub-actions. Then we match actions with capabilities
by doing the Action-Capability Matching, like “Capability and isneededCapabilityOf
some Action”. Similarly, we match capabilities with hardware components and robots
by doing the Capability-Hardware Component/Robot Matching, like “Robot or HardwareComponent and hasCapability some Capability”. Also, capabilities and software
modules are matched by querying like “SoftwareModule and isneededModuleOf some
Capability”. To point out, a speciﬁc software module may depend on a prescribed
hardware component or robot and this dependency is described with object property
dependsOn. In this way, robot ontology knowledge base provides all the information
about software modules and physical robotic agent for a given task.

6.4

OntoGen Work Flow
In this section, we ﬁrst describe the task strategy generating mechanism and

how it works. Then, we expound how ontology knowledge base can be exploited for
improving task reconﬁguration eﬃciency in ReFrESH.
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6.4.1

Task Solution Synthesizing Mechanism

The task strategy generating mechanisms start from task deﬁnition, not only using
task planning methods to compute a ordered set of actions but also using semantic
planning methods to translate actions into eﬀective task conﬁgurations or speciﬁcations. In other words, the mechanism should ﬁgure out a detailed conﬁguration about
both hardware components and software modules besides a series of ordered actions.

Task Deﬁnition
When a self-adaptive task execution is requested, the task must be interpreted
in a way the task strategy generating mechanisms can understand. For this purpose
a task should be deﬁned in an ontological way. We represent a task as instances
with property restrictions in C-Box (for example, Block-A hasPosition A). Once the
real time factual properties of the task related objects in C-Box meet with the task
deﬁnition, we assume the task is accomplished.

Task Planner
The task planner implemented is a simple but eﬀective one, which can be replaced
with complicated and senior task planner. Since the task deﬁnition is based on the
property restrictions in C-Box, we can link properties with beliefs which summarize
the eﬀect of actions. In this way, the properties associated with beliefs transitively become associated with speciﬁed actions. These are possible actions which may change
the property in task deﬁnition. However, the real eﬀect of the actions depends on
the real time state of the robot domain in C-Box. So it is necessary to reason the
actual eﬀect of actions on the real time state using reasoning algorithms in C-Box. If
we can achieve the goal state after implementing the reasoning algorithms of a set of
actions, we can claim to ﬁnd a possible solution in action level.
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Semantic Planner
The semantic-level plan is composed of a sequence of ordered actions that applied
to the initial state achieves the goal state, involving the implementation of general
concepts like hardware components or software modules from the T-Box. There are
two categories of matchings in semantic planner, matching between actions and robots
or hardware components, and matching between actions and software modules. Both
of the matchings take Capability as ligaments. By referring to the inferencing algorithms in T-Box, we can do the matching by inferencing which classes have the desired
relation with a known class in T-Box formatted in OWL. To point out, there may
be more than one relation restrictions when querying. For example, when querying
the software modules, there are two relation restrictions for one query, both the “isneededModuleOf Capability” and “dependsOn Robot/HardwareComponent”. The
software modules (E-PBOs or functions) not involved in the resultant plan provide
a valuable hint about the port information that can be discarded when triggering
self-adaptation in ReFrESH. Thus, the search space of reconﬁguration can be largely
reduced by ignoring irrelevant software modules, further reducing the computational
eﬀort.

Deployment Check
Though the task planner guarantees the applicability in action level, the task strategy (both task plan and software and hardware implementation) generated above still
can be functionally impossible for deployment. It is necessary to check the functional
requirements for each robot or hardware component before the actual deployment.
The functional requirements include the sensing range of sensors and operation range
of robots etc.. If a task strategy violates the functional requirements, since functional
requirements are also properties of instances in C-Box, the system triggers a supplement in task deﬁnition and goes back to task planner. In addition, since ReFrESH
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proposes approaches to integrating non-functional requirements in to application, it
is possible to trim task solutions with un-aﬀordable non-functional cost.

6.5

Summary
This chapter presented two methods of self-synthesizing novel solutions. First one

is brute force method. We designed ReFrESH-Mod framework. When the system is
simple, brute force method works; however, when the system is complex, the number
of solutions is exploded. Thus, we explored the ontological semantics method. In this
research, we only lay the groundwork research of ontology. In other words, we design
the basic ontology, the expansion of ontology by adding cognitive knowledge.
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7. CONCLUSION AND FUTURE WORK
In this dissertation, we presented a comprehensive infrastructure to support system
self-awareness, targeted towards the programmers and users of conveniently program
systems. The abstractions of architecture and programming framework provided as
part of the infrastructure result in self-reﬂection, self-prediction, and self-adaptation.
The infrastructure presented allows both software and hardware modules to be assembled, which results in a signiﬁcant reduction in time, and hence cost, of developing
new applications.

7.1

Conclusion
We have made the following signiﬁcant contributions to the software engineering

and self-aware systems communities:
• We developed a four-layer architecture ReFrESH that provides diagnosable and
maintainable infrastructure support, built into a real-time operating system
(RTOS), to manage system requirements across each robot boundary in the
presence of uncertainties. In other words, ReFrESH explores a reﬂective view
of self-adaptive systems where the services, software and hardware components
executing in a kernel, runtime component management and dynamic reconﬁguration within a robotic team are designed and implemented with the same
paradigm: the extended port-based objects (E-PBOs). E-PBO extends the
PBO model to include speciﬁc mechanisms for self-evaluation of the performance of execution units “in-vivo”; it also extends the PBO model to include
speciﬁc mechanisms for estimation of the expected performance of execution
units before execution “in-vitro”. Thus, E-PBO builds the basis of a program-
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ming model to provide speciﬁc, yet ﬂexible, guidelines to robotics application
engineers for creating, integrating and monitoring components.
• For the ﬁrst time, hardware and software functionalities are integrated within
one architecture. It combines the advantages of both software and hardware
module implementation, such as high speed, low power consumption in hardware module design; real-time constraint in software module design.
• The Morphing Bus was presented as a new paradigm that ﬁlls the parallel,
non-time-multiplexed interconnect niche. Furthermore, the Morphing Bus eliminates the notion of an intermediate data format and thereby obviates the need
for bus interface circuitry. Instead of a standard data format to which all sensors and actuators are translated, the Morphing Bus transforms or “morphs” its
signal lines to meet the needs of the connected sensors or actuators. For digital
sensors and actuators, this morphing is achieved through a Field-Programmable
Gate Array on the processor side of the bus. The Morphing Bus enables static
reconﬁguration on a physical peripheral. Moreover, the Morphing Crossbar was
proposed as the hardware functionality dynamic partial reconﬁguration mechanism.
• We designed the ontological semantics framework to synthesize novel conﬁgurations. We give an overview of the overall ontological system for robotics and
clarify the meaning of important concepts. We describe how we represent and
maintain robotic knowledge (cognition and terminology) in the form of ontology
knowledge base in Web Ontology Language OWL software. Then, we explain
how to query out the desired knowledge from the ontology knowledge base.
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7.2

Future Work
In this section, we discuss a few self-adaptation capabilities that are not currently

realized by ReFrESH, but that are logical next steps. We also discuss a few important
research issues to enrich the capacity of ReFrESH architecture further.

7.2.1

Short Term

We identify a few items of future work within the short term to improve the ease
of use for robotics engineers:
• Using the model based method to detect faults. In the “Task Layer” of ReFrESH, a series of models will be added in the Self-Reﬂection to support fault
detection. These models major include: Goal Model and System Robustness Model. Goal model is application-speciﬁc while System robustness model
is system-speciﬁc.
• Focusing on execution monitoring and propose a model-free fault detection and
localization method. Instead of directly comparing two variables to a given
limit value, several variables are now analyzed using multivariate statistics.
• Adding Non-Functional Model in Decider to guide a procedure for component assembling or conﬁguration synthesis and conﬁguration selection. Furthermore, instead of using “Brute Force” conﬁguration generation, incremental
conﬁguration generation approach will be explored to speed further the decision
making process.

7.2.2

Long Term

• Ontology is a static database for objects, robots, and environment. We expanded Cognitive-Box to allow inference based on dynamic changes. However,
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the inference is still incomplete. We should combine ontology and ﬁrst-order
logic to complete rule-knowledge-based synthesizing solutions method.
• For coarse-grained but straightforward detection of potential system problems,
we have favored rapid recognition using a few key variables, over complicated
analysis, for greater eﬃciency and eﬀectiveness. We have used Limit Value
Checking to determine when the target system requires adaptation. However,
when the operating environment changed, monitored fundamental values may
be varied, system designers have to modify limit manually. Thus, a more sophisticated execution monitoring mechanism could replace the simple constraint
monitor to continuously evaluate the system for opportunities of adaptation
based on system patterns. This design alternative, Multi-Variable Statistics,
would advance the capabilities of ReFrESH toward adaptable architecture for
other systems. The disadvantage is to incur greater computation overhead and
potentially cause more disruptions to the target system due to more frequent
adaptations. However, if we can reduce the computational cost and time delay
of the adaptation to something reasonably small time utilization, say milliseconds, then the new execution monitoring mechanism would become favorable.
• Predicting the aﬀection of faults. This is critical when faults detected in a
system since it will help ReFrESH prepares a strategy to protect the whole
system.
• Adding Non-Functional Model in Self-Reﬂection Evaluator to guide a procedure for component assembling or conﬁguration synthesis and conﬁguration
selection. Furthermore, instead of using “Brute Force” conﬁguration generation, incremental conﬁguration generation approach will be explored to speed
further the decision making process.
• The Cloud can provide robots and automation systems with access to vast
resources of data that are not possible to maintain in onboard memory [?]. To
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further improve the eﬃciency of decision making, ReFrESH should provide an
interface to a Cloud server (commercial one or just local server) to record each
fault, its system pattern and corresponding solution. With this database, a
system can query the database and ﬁnd an appropriate solution quickly.
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